| 전자부품 데이터시트 검색엔진 |
|
WM8904ECS/R 데이터시트(PDF) 166 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8904ECS/R 데이터시트(HTML) 166 Page - Wolfson Microelectronics plc |
|
166 / 188 page ![]() WM8904 Pre-Production w PP, Rev 3.3, September 2012 166 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO R94 (5Eh) Analogue Lineout 0 7 LINEOUTL_RM V_SHORT 0 Removes LINEOUTL short 0 = LINEOUTL short enabled 1 = LINEOUTL short removed For normal operation, this bit should be set as the final step of the LINEOUTL Enable sequence. Pop Suppression Control 6 LINEOUTL_ENA _OUTP 0 Enables LINEOUTL output stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled. Pop Suppression Control 5 LINEOUTL_ENA _DLY 0 Enables LINEOUTL intermediate stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after LINEOUTL_ENA. Pop Suppression Control 4 LINEOUTL_ENA 0 Enables LINEOUTL input stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set as the first step of the LINEOUTL Enable sequence. Pop Suppression Control 3 LINEOUTR_RM V_SHORT 0 Removes LINEOUTR short 0 = LINEOUTR short enabled 1 = LINEOUTR short removed For normal operation, this bit should be set as the final step of the LINEOUTR Enable sequence. Pop Suppression Control 2 LINEOUTR_EN A_OUTP 0 Enables LINEOUTR output stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set to 1 after the DC offset cancellation has been scheduled. Pop Suppression Control 1 LINEOUTR_EN A_DLY 0 Enables LINEOUTR intermediate stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set to 1 after the output signal path has been configured, and before DC offset cancellation is scheduled. This bit should be set with at least 20us delay after LINEOUTR_ENA. Pop Suppression Control 0 LINEOUTR_EN A 0 Enables LINEOUTR input stage 0 = Disabled 1 = Enabled For normal operation, this bit should be set as the first step of the LINEOUTR Enable sequence. Pop Suppression Control Register 5Eh Analogue Lineout 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |