 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
WM9712CLGEFL/V 데이터시트(PDF) 66 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM9712CLGEFL/V 데이터시트(HTML) 66 Page - Wolfson Microelectronics plc |
|
|
66 / 78 page  WM9712L Production Data w PD, Rev 4.6, November 2011 66 Register 1Ch controls the.recording gain. REG ADDR BIT LABEL DEFAULT DESCRIPTION REFER TO 1Ch 15 RMU 1 (mute) Mutes audio ADC input Audio ADC, Record Gain 14 GRL 0 (standard) Selects gain range for PGA of left ADC. 0=0...+22.5dB in 1.5dB steps, 1=-17.25...+30dB in 0.75dB steps 13:8 RECVOLL 000000 (0dB) Controls left ADC recording volume 7 ZC 0 (OFF) Enables zero-cross detector 6 GRR 0 (standard) Selects gain range for PGA of left ADC. 0=0...+22.5dB in 1.5dB steps, 1=-17.25...+30dB in 0.75dB steps 5:0 RECVOLR 000000 (0dB) Controls right ADC recording volume Register 20h is a “general purpose” register as defined by the AC’97 specification. Only two bits are implemented in the WM9712L. REG ADDR BIT LABEL DEFAULT DESCRIPTION REFER TO 20h 13 3DE 0 (OFF) Enables 3D enhancement Audio DACs, 3D Stereo Enhancement 7 LB 0 (OFF) Enables loopback (i.e. feed ADC output data directly into DAC) Intel’s AC’97 Component Specification, Revision 2.2, page 55 Register 22h controls 3D stereo enhancement for the audio DACs. REG ADDR BIT LABEL DEFAULT DESCRIPTION REFER TO 22h 5 3DLC 0 (low) Selects lower cut-off frequency Audio DACs, 3D Stereo Enhancement 4 3DUC 0 (high) Selects upper cut-off frequency 3:0 3DDEPTH 0000 (0%) Controls depth of 3D effect Register 24h is for power management additional to the AC’97 specification. Note that the actual state of each circuit block depends on both register 24h AND register 26h. REG ADDR BIT LABEL DEFAULT DESCRIPTION REFER TO 24h 15 PD15 0 * Disables Crystal Oscillator Power Management 14 PD14 0 * Disables left audio DAC 13 PD13 0 * Disables right audio DAC 12 PD12 0 * Disables left audio ADC 11 PD11 0 * Disables right audio ADC 10 PD10 0 * Disables MICBIAS 9 PD9 0 * Disables left headphone mixer 8 PD8 0 * Disables right headphone mixer 7 PD7 0 * Disables speaker mixer 6 PD6 0 * Disables MONO_OUT buffer (pin 33) and phone mixer 5 PD5 0 * Disables OUT3 buffer (pin 37) 4 PD4 0 * Disables headphone buffers (HPOUTL/R) 3 PD3 0 * Disables speaker outputs (LOUT2, ROUT2) 2 PD2 0 * Disables Line Input PGA (left and right) 1 PD1 0 * Disables Phone Input PGA 0 PD0 0 * Disables Mic Input PGA (left and right) * “0” corresponds to “ON”, if and only if the corresponding bit in register 26h is also 0. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
