| 전자부품 데이터시트 검색엔진 |
|
WM8523 데이터시트(PDF) 23 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8523 데이터시트(HTML) 23 Page - Wolfson Microelectronics plc |
|
23 / 51 page ![]() Production Data WM8523 w PD, Rev 4.1, August 2011 23 In DSP mode, the left channel MSB is available on either the 1st (mode B) or 2nd (mode A) rising edge of BCLK (selectable by AIF_LRCLK_INV) following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. In device master mode, the LRCLK output will resemble the frame pulse shown in Figure 19 and Figure 20. In device slave mode, Figure 21 and Figure 22, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse. Figure 19 DSP Mode Audio Interface (mode A, AIF_LRCLK_INV=0, Master) Figure 20 DSP Mode Audio Interface (mode B, AIF_LRCLK_INV=1, Master) Figure 21 DSP Mode Audio Interface (mode A, AIF_LRCLK_INV=0, Slave) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |