| 전자부품 데이터시트 검색엔진 |
|
PXD10 데이터시트(PDF) 91 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PXD10 데이터시트(HTML) 91 Page - Freescale Semiconductor, Inc |
|
91 / 130 page ![]() Electrical characteristics PXD10 Microcontroller Data Sheet, Rev. 1 Freescale Semiconductor 91 3.13 FMPLL electrical characteristics The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver. Table 41. Slow external crystal oscillator (32 KHz) electrical characteristics Symbol C Parameter Conditions1 NOTES: 1 V DD = 3.3 V ± 10% / 5.0 V ± 10%, TA = 40 to 105 °C, unless otherwise specified Value Unit Min Typ Max fSXOSC SR T Slow external crystal oscillator frequency — 32 — 40 kHz VSXOSC CC T Oscillation amplitude VDD = 3.3 V ± 10% 1.12 1.33 1.74 V TVDD = 5.0 V ± 10% 1.12 1.37 1.74 ISXOSC CC D Slow external crystal oscillator consumption —— — 5 µA TSXOSCSU CC T Slow external crystal oscillator start-up time —— — 22 2 The quoted figure is based on a board that is properly laid out and has no stray capacitances. s VIH SR D Input high level CMOS Schmitt Trigger Oscillator bypass mode 0.65VDD —VDD + 0.4 V VIL SR D Input low level CMOS Schmitt Trigger Oscillator bypass mode 0.4 — 0.35VDD V Table 42. FMPLL electrical characteristics Symbol C Parameter Conditions1 NOTES: 1 V DDPLL = 1.2 V ± 10%, TA = 40 to 105 °C, unless otherwise specified. Value Unit Min Typ Max fPLLIN SR T FMPLL reference clock2 2 PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify fPLLIN and PLLIN. —4 — 64 MHz PLLIN SR T FMPLL reference clock duty cycle2 —40 — 60 % fPLLOUT CC T FMPLL output clock frequency — 16 — 64 MHz fCPU CC T System clock frequency — — — 643 3 f CPU 64 MHz can be achieved only at temperatures up to TA = 105 °C with a maximum FM depth of 2%. MHz tLOCK CC T FMPLL lock time Stable oscillator (fPLLIN = 16 MHz) — — 200 µs t PKJIT CC T FMPLL jitter (peak to peak) fPLLIN = 16 MHz (resonator) — — 220 ps t LTJIT CC T FMPLL long term jitter fPLLIN = 16 MHz (resonator) — — 1.5 ns IPLL CC D FMPLL consumption TA = 25 °C — — 4 mA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |