| 전자부품 데이터시트 검색엔진 |
|
ADP3410 데이터시트(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP3410 데이터시트(HTML) 1 Page - Analog Devices |
|
1 / 11 page ![]() REV. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. a ADP3410 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1999 Dual MOSFET Driver with Bootstrapping FEATURES All-In-One Synchronous Buck Driver One PWM Signal Generates Both Drives Anticross-Conduction Protection Circuitry Programmable Transition Delay Synchronous Override Control Undervoltage Lockout Programmable Overvoltage Shutdown VCC Good Signal Drives Auxiliary Circuits Shutdown Quiescent Current < 10 A APPLICATIONS Mobile Computing CPU Core Power Converters Multiphase Desktop CPU Supplies Single-Supply Synchronous Buck Converters Standard-to-Synchronous Converter Adaptations GENERAL DESCRIPTION The ADP3410 is a dual MOSFET driver optimized for driving two N-channel FETs that are the two switches in the non- isolated synchronous buck power converter topology. Each of the drivers is capable of driving a 3000 pF load with a 20 ns propagation delay and a 30 ns transition time. One of the drivers can be bootstrapped, and is designed to handle the high-voltage slew rate associated with “floating” high-side gate drivers. The ADP3410 has several protection features: overlapping drive prevention (ODP), undervoltage lockout (UVLO) with perform- ance specified at very low VCC levels, and overvoltage protection (OVP) that can be used to monitor either the input or output. Additional features include: programmable transition delay, a synchronous drive override control pin, a synchronous drive status monitor and, in conjunction with exiting from the UVLO mode, a VCC Good (VCCGD) signal capable of driving a 10 mA load. The quiescent current, when the device is disabled, is less than 10 µA. GND PGND SD IN DRVLSD SRMON OVPSET DLY VCC VCCGD BST DRVH SW DRVL ADP3410 TO PWM CONTROLLER 5V VBATT VOUT Figure 1. Typical Application Circuit FUNCTIONAL BLOCK DIAGRAM VCC VCC CONTROL AND OVERLAP PROTECTION CIRCUIT ADP3410 4.4V 1.2V VCC VCCGD GND SD IN DLY OVPSET DRVLSD PGND BST DRVH SW DRVL SRMON |
유사한 부품 번호 - ADP3410 |
|
유사한 설명 - ADP3410 |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |