전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

OR2C04A 데이터시트(PDF) 149 Page - List of Unclassifed Manufacturers

부품명 OR2C04A
상세설명  Field-Programmable Gate Arrays
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

OR2C04A 데이터시트(HTML) 149 Page - List of Unclassifed Manufacturers

Back Button OR2C04A Datasheet HTML 145Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 146Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 147Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 148Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 149Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 150Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 151Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 152Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 153Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 192 page
background image
Data Sheet
June 1999
ORCA Series 2 FPGAs
Lucent Technologies Inc.
149
Timing Characteristics (continued)
Notes:
This clock delay is for a fully routed clock tree that uses the primary clock network. It includes both the input buffer delay and the clock routing
to the PFU CLK input. The delay will be reduced if any of the clock branches are not used.
Speed grades of -5, -6, and -7 are for OR2TxxA devices only.
Note: This clock delay is for a fully routed clock tree that uses the primary clock network. It includes both the input buffer delay and the clock
routing to the PFU CLK input. The delay will be reduced if any of the clock branches are not used.
Table 42A. OR2CxxA and OR2TxxA Internal Clock Delay
OR2CxxA Commercial: VDD = 5.0 V ± 5%, 0 °C
≤ TA ≤ 70 °C; OR2CxxA Industrial: VDD = 5.0 V ± 10%, –40 °C ≤ TA ≤ +85 °C.
OR2TxxA Commercial: VDD = 3.0 V to 3.6 V, 0 °C
≤ TA ≤ 70 °C; OR2TxxA Industrial: VDD = 3.0 V to 3.6 V, –40 °C ≤ TA ≤
+85 °C.
Device
(TJ = 85 °C, VDD = min)
Symbol
Speed
Unit
-2
-3
-4
-5
-6
-7
MinMax
MinMax
MinMax
MinMax
MinMax
MinMax
OR2C04A/OR2T04A
CLK_DEL
—
4.6
—
4.4
—
4.3
—
3.6
—
—
—
—
ns
OR2C06A/OR2T06A
CLK_DEL
—
4.7
—
4.5
—
4.4
—
3.7
—
—
—
—
ns
OR2C08A/OR2T08A
CLK_DEL
—
4.8
—
4.6
—
4.5
—
3.8
—
—
—
—
ns
OR2C10A/OR2T10A
CLK_DEL
—
4.9
—
4.7
—
4.6
—
3.9
—
—
—
—
ns
OR2C12A/OR2T12A
CLK_DEL
—
5.0
—
4.8
—
4.7
—
4.0
—
—
—
—
ns
OR2C15A/OR2T15A
CLK_DEL
—
5.1
—
4.9
—
4.8
—
4.1
—
3.9
—
3.3
ns
OR2C26A/OR2T26A
CLK_DEL
—
5.2
—
5.1
—
5.0
—
4.2
—
4.0
—
3.4
ns
OR2C40A/OR2T40A
CLK_DEL
—
5.6
—
5.4
—
5.3
—
4.5
—
4.2
—
3.6
ns
Table 42B. OR2TxxB Internal Clock Delay
OR2TxxB Commercial: VDD = 3.0 V to 3.6 V, 0 °C
≤ TA ≤ 70 °C; OR2TxxB Industrial: VDD = 3.0 V to 3.6 V, –40 °C ≤ TA ≤
+85 °C.
Device
(TJ = 85 °C, VDD = min)
Symbol
Speed
Unit
-7
-8
Min
Max
Min
Max
OR2T15B
CLK_DEL
—
3.6
—
3.1
ns
OR2T40B
CLK_DEL
—
3.8
—
3.3
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com