전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

OR2C04A 데이터시트(PDF) 153 Page - List of Unclassifed Manufacturers

부품명 OR2C04A
상세설명  Field-Programmable Gate Arrays
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

OR2C04A 데이터시트(HTML) 153 Page - List of Unclassifed Manufacturers

Back Button OR2C04A Datasheet HTML 149Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 150Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 151Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 152Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 153Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 154Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 155Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 156Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 157Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 192 page
background image
Data Sheet
June 1999
ORCA Series 2 FPGAs
Lucent Technologies Inc.
153
.
Timing Characteristics (continued)
Notes:
The pin-to-pin timing information from
ORCA Foundry version 9.2 and later is more accurate than this table. For earlier versions of ORCA Foundry,
the pin-to-pin timing parameters in this table should be used instead of results reported by
ORCA Foundry.
This clock delay is for a fully routed clock tree that uses the primary clock network. It includes both the input buffer delay, the clock routing to the
PFU CLK input, the clock
→Q of the FF, and the delay through the output buffer. The delay will be reduced if any of the clock branches are not
used. The given timing requires that the input clock pin be located at one of the four center PICs on any side of the device and that the direct
FF
→I/O routing be used.
If the clock pin is not located at one of the four center PICs, this delay must be increased by up to the following amounts:
OR2T15B = 5.7%, OR2T40B = 12.5%.
Figure 63. Global Clock to Output Delay
Table 44B. OR2TxxB Global Clock to Output Delay (Pin-to-Pin)—Output Not on Same Side of the Device as
the Clock Pin
OR2TxxB Commercial: VDD = 3.0 V to 3.6 V, 0 °C
≤ TA ≤ 70 °C;
Industrial: VDD = 3.0 V to 3.6 V, –40 °C
≤ TA ≤ +85 °C; CL = 50 pF.
Description
(TJ = 85 °C, VDD = min)
Device
Speed
Unit
-7
-8
MinMax
MinMax
CLK Input Pin
→ OUTPUT Pin
(Fast)
OR2T15B
OR2T40B
—
—
7.6
8.1
—
—
6.9
7.4
ns
ns
CLK Input Pin
→ OUTPUT Pin
(Slewlim)
OR2T15B
OR2T40B
—
—
8.4
9.0
—
—
7.7
8.2
ns
ns
CLK Input Pin
→ OUTPUT Pin
(Sinklim)
OR2T15B
OR2T40B
—
—
13.2
13.7
—
—
12.4
12.8
ns
ns
OUTPUT (50 pF LOAD)
Q
D
CLK
5-4846(F)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com