| 전자부품 데이터시트 검색엔진 |
|
HT45F4M 데이터시트(PDF) 91 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT45F4M 데이터시트(HTML) 91 Page - Holtek Semiconductor Inc |
|
91 / 138 page ![]() Rev. 1.10 90 �an�a�� 1�� �01� Rev. 1.10 91 �an�a�� 1�� �01� HT45F4M Lithium Battery Backup Power ASSP MCU HT45F4M Lithium Battery Backup Power ASSP MCU A/D Operation TheSTARTbitintheADCR0registerisusedtostartandresettheA/Dconverter.Whenthe microcontrollersetsthisbitfromlowtohighandthenlowagain,ananalogtodigitalconversion cyclewillbeinitiated.WhentheSTARTbitisbroughtfromlowtohighbutnotlowagain,the EOCBbitintheADCR0registerwillbesethighandtheanalogtodigitalconverterwillbereset. ItistheSTARTbitthatisusedtocontroltheoverallstartoperationoftheinternalanalogtodigital converter. TheEOCBbitintheADCR0registerisusedtoindicatewhentheanalogtodigitalconversion processiscomplete.Thisbitwillbeautomaticallysetto“0”bythemicrocontrolleraftera conversioncyclehasended.Inaddition,thecorrespondingA/Dinterruptrequestflagwillbeset intheinterruptcontrolregister,andiftheinterruptsareenabled,anappropriateinternalinterrupt signalwillbegenerated.ThisA/Dinternalinterruptsignalwilldirecttheprogramflowtothe associatedA/Dinternalinterruptaddressforprocessing.IftheA/Dinternalinterruptisdisabled, themicrocontrollercanbeusedtopolltheEOCBbitintheADCR0registertocheckwhetherithas beenclearedasanalternativemethodofdetectingtheendofanA/Dconversioncycle. TheclocksourcefortheA/Dconverter,whichoriginatesfromthesystemclockfSYS,canbechosen tobeeitherfSYSorasubdividedversionoffSYS.Thedivisionratiovalueisdeterminedbythe ADCK2~ADCK0bitsintheADCR1register. AlthoughtheA/DclocksourceisdeterminedbythesystemclockfSYS,andbybitsADCK2~ADCK0, therearesomelimitationsontheA/Dclocksourcespeedrangethatcanbeselected.Asthe recommendedrangeofpermissibleA/Dclockperiod,tADCK,isfrom0.5µsto10µs,caremustbe takenforselectedsystemclockfrequencies.Forexample,ifthesystemclockoperatesatafrequency of4MHz,theADCK2~ADCK0bitsshouldnotbesetto000Bor110B.DoingsowillgiveA/D clockperiodsthatarelessthantheminimumA/DclockperiodorgreaterthanthemaximumA/D clockperiodwhichmayresultininaccurateA/Dconversionvalues. Refertothefollowingtableforexamples,wherevaluesmarkedwithanasterisk*showwhere, dependinguponthedevice,specialcaremustbetaken,asthevaluesmaybeoutoftherecommended A/Dclockperiodrange. fSYS A/D Clock Period (tADCK) ADCK2, ADCK1, ADCK0 =000 (fSYS) ADCK2, ADCK1, ADCK0 =001 (fSYS/2) ADCK2, ADCK1, ADCK0 =010 (fSYS/4) ADCK2, ADCK1, ADCK0 =011 (fSYS/8) ADCK2, ADCK1, ADCK0 =100 (fSYS/16) ADCK2, ADCK1, ADCK0 =101 (fSYS/32) ADCK2, ADCK1, ADCK0 =110 (fSYS/64) ADCK2, ADCK1, ADCK0 =111 1MHz 1μs �μs 4μs 8μs 16μs* ��μs* 64μs* Undefined �MHz �00ns 1μs �μs 4μs 8μs 16μs* ��μs* Undefined 4MHz ��0ns* �00ns 1μs �μs 4μs 8μs 16μs* Undefined 8MHz 1��ns* ��0ns* �00ns 1μs �μs 4μs 8μs Undefined 1�MHz 8�ns* 167ns* ���ns* 667ns 1.��μs �.67μs �.��μs Undefined 16MHz 6�.�ns* 1��ns* ��0ns* �00ns 1μs �μs 4μs Undefined �0MHz �0ns* 100ns* �00ns* 400ns* 800ns 1.6μs �.�μs Undefined A/D Clock Period Examples |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |