전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7849BN 데이터시트(PDF) 14 Page - Analog Devices

부품명 AD7849BN
상세설명  Serial Input, 14-Bit/16-Bit DAC
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7849BN 데이터시트(HTML) 14 Page - Analog Devices

Back Button AD7849BN Datasheet HTML 7Page - Analog Devices AD7849BN Datasheet HTML 8Page - Analog Devices AD7849BN Datasheet HTML 9Page - Analog Devices AD7849BN Datasheet HTML 10Page - Analog Devices AD7849BN Datasheet HTML 11Page - Analog Devices AD7849BN Datasheet HTML 12Page - Analog Devices AD7849BN Datasheet HTML 13Page - Analog Devices AD7849BN Datasheet HTML 14Page - Analog Devices AD7849BN Datasheet HTML 15Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 14 / 15 page
background image
REV. B
–14–
AD7849
APPLICATIONS
Opto-Isolated Interface
In many process control type applications it is necessary to
provide an isolation barrier between the controller and the unit
being controlled. Opto isolators can provide voltage isolation in
excess of 3 kV. The serial loading structure of the AD7849
makes it ideal for opto-isolated interfaces as the number of
interface lines is kept to a minimum.
Figure 25 shows a 4-channel isolated interface using the
AD7849. The DCEN pin must be connected high to enable the
daisy-chain facility. Four channels with 14-bit or 16-bit resolu-
tion are provided in the circuit shown, but this may be expanded
to accommodate any number of DAC channels without any
extra isolation circuitry. The only limitation is the output up-
date rate. For example, if an output update rate of 10 kHz is
required, then all the DACs must be loaded and updated in a
time period of 100
µs. Operating at the maximum clock rate of
5 MHz means that it takes 3.2
µs to load a DAC. This means
that the total number of channels for this update rate would be
31. This leaves 800 ns for the
LDAC pulse. Of course, as the
update rate requirement decreases, the number of possible
channels increases.
The sequence of events to program the output channels in Fig-
ure 25 is as follows.
1. Take the
SYNC line low.
2. Transmit the data as four 16-bit words. A total of 64 clock
pulses is required to clock the data through the chain.
3. Take the
SYNC line high.
4. Pulse the
LDAC line low. This updates all output channels
simultaneously on the falling edge of
LDAC.
To reduce the number of opto-couplers, the
LDAC line could
be driven from a one-shot which is triggered by the rising edge
on the
SYNC line. A low level pulse of 100 ns duration or
greater is all that is required to update the outputs.
VDD
DATA OUT
CLOCK OUT
SYNC OUT
CONTROL OUT
CONTROLLER
VOUTA
+5V
QUAD OPTO-COUPLER
*ADDITIONAL PINS OMITTED FOR CLARITY
VDD
VDD
VDD
SCLK
SYNC
LDAC
SDIN
VOUT
DCEN
SDOUT
AD7849*
VOUTB
+5V
SCLK
SYNC
LDAC
SDIN
VOUT
DCEN
SDOUT
AD7849*
VOUTC
+5V
SCLK
SYNC
LDAC
SDIN
VOUT
DCEN
SDOUT
AD7849*
VOUTD
+5V
SCLK
SYNC
LDAC
SDIN
VOUT
DCEN
SDOUT
AD7849*
Figure 25. Four-Channel Opto-Isolated Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com