전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

M95128-RMB6TG 데이터시트(PDF) 39 Page - STMicroelectronics

부품명 M95128-RMB6TG
상세설명  128-Kbit serial SPI bus EEPROM with high-speed clock
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M95128-RMB6TG 데이터시트(HTML) 39 Page - STMicroelectronics

Back Button M95128-RMB6TG Datasheet HTML 35Page - STMicroelectronics M95128-RMB6TG Datasheet HTML 36Page - STMicroelectronics M95128-RMB6TG Datasheet HTML 37Page - STMicroelectronics M95128-RMB6TG Datasheet HTML 38Page - STMicroelectronics M95128-RMB6TG Datasheet HTML 39Page - STMicroelectronics M95128-RMB6TG Datasheet HTML 40Page - STMicroelectronics M95128-RMB6TG Datasheet HTML 41Page - STMicroelectronics M95128-RMB6TG Datasheet HTML 42Page - STMicroelectronics M95128-RMB6TG Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 49 page
background image
M95128-W M95128-R M95128-DF
DC and AC parameters
Doc ID 5798 Rev 16
39/49
Table 21.
AC characteristics (M95128-DF, device grade 6)
Test conditions specified in Table 11 and Table 12(1)
Parameter
VCC ≥ 1.7 V
CL ≤100 pF
VCC ≥ 2.5 V
CL ≤30 pF
VCC ≥ 4.5 V
CL ≤30 pF
Unit
Min.
Max. Min.
Max.
Min. Max.
fC
fSCK Clock frequency
5
10
20
MHz
tSLCH
tCSS1 S active setup time
60
30
15
ns
tSHCH
tCSS2 S not active setup time
60
30
15
ns
tSHSL
tCS
S deselect time
90
40
20
ns
tCHSH
tCSH S active hold time
60
30
15
ns
tCHSL
S not active hold time
60
30
15
ns
tCH
(2)
tCLH Clock high time
80
40
20
ns
tCL
(3)
tCLL
Clock low time
80
40
20
ns
tCLCH
(3)
tRC
Clock rise time
2
2
2
µs
tCHCL
(4)
tFC
Clock fall time
2
2
2
µs
tDVCH
tDSU Data in setup time
20
10
5
ns
tCHDX
tDH
Data in hold time
20
10
10
ns
tHHCH
Clock low hold time after HOLD not active
60
30
15
ns
tHLCH
Clock low hold time after HOLD active
60
30
15
ns
tCLHL
Clock low setup time before HOLD active
0
0
0
ns
tCLHH
Clock low setup time before HOLD not active
0
0
0
ns
tSHQZ
(4)
tDIS
Output disable time
80
40
20
ns
tCLQV
tV
Clock low to output valid
80
40
20
ns
tCLQX
tHO
Output hold time
0
0
0
ns
tQLQH
(4)
tRO
Output rise time
80
20
10
ns
tQHQL
(4)
tFO
Output fall time
80
20
10
ns
tHHQV
tLZ
HOLD high to output valid
80
40
20
ns
tHLQZ
(4)
tHZ
HOLD low to output High-Z
80
40
20
ns
tW
tWC
Write time
5
5
5
ms
1.
Preliminary data.
2.
tCH + tCL must never be less than the shortest possible clock period, 1 / fC(max).
3.
Characterized only, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com