| 전자부품 데이터시트 검색엔진 |
|
STW5093CYLT 데이터시트(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STW5093CYLT 데이터시트(HTML) 25 Page - STMicroelectronics |
|
25 / 34 page ![]() 25/34 STW5093 Figure 6. A.C. TESTING INPUT, OUTPUT WAVEFORM ANALOG INTERFACES Symbol Parameter Test Condition Min. Typ. Max. Unit RMBIAS Switch Resistance for Microphone bias MBIAS 100mV under VCC 150 Ω IMIC Input Leakage GND < VMIC < VCC -100 +100 µA RMIC Input Resistance GND < VMIC < VCC 50 k Ω RLVFr Load Resistance 30 Ω CLVFr Load Capacitance 50 nF ROVFr0 Output Resistance Steady zero PCM code applied to DR; I = ±1mA 1.0 Ω RLvLr Load Resistance VLr+ to VLr- 8 Ω CLvLr Load Capacitance from VLr+ to VLr- 50 nF ROLVrO Output Resistance Steady zero PCM code applied to DR; I ± 1mA 1 Ω VOSVLrO Differential offset Voltage at VLr+, VLr- Alternating ± zero PCM code applied to DR maximum receive gain; RL = 50 Ω -50 +50 mV AC Testing: inputs are driven at 0.8VCCIO for a logic "1"and 0.2VCCIO for a logic "0 ". Timing measurements are made at 0.7VCCIO for a logic "1"and 0.3VCCIO for a logic "0". 0.8VCCIO 0.2VCCIO 0.7VCCIO 0.3VCCIO 0.7VCCIO 0.3VCCIO TEST POINTS INTPUT/OUTPUT D93TL077A |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |