 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PD70F3559 데이터시트(PDF) 48 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
PD70F3559 데이터시트(HTML) 48 Page - Renesas Technology Corp |
|
|
48 / 85 page  48 R01DS0142ED0100 Data Sheet Chapter 7 Peripherals specification 7.8 CSI timing 7.8.1 Master modes (1) CSIG timing Table 7-3 CSIG timing (Master mode) Note n: Number of macro instances. Refer to the User Manual for the detailed specification. Parameter Symbol Condition Ratings Unit Min Typ Max Macro Operation clock cycle time tKCYGn 20.8 - - ns CSIGnSC cycle time tKCYMGn 100 - - ns CSIGnSC high level width tKWHMGn 0.5 · tKCYMGn-10 - - ns CSIGnSC low level width tKWLMGn 0.5 · tKCYMGn-10 - - ns CSIGnSI setup time (vs. CSIGnSC ) tSSIMGn CSIGnSC@PDSC=1 30 - - ns CSIGnSI setup time (vs. CSIGnSC ) tSSIMGn CSIGnSC@PDSC=0 38 - - ns CSIGnSI hold time (vs. CSIGnSC) tHSIMGn 0 - - ns CSIGnSO output delay (vs. CSIGnSC) tDSOMGn - - 7 ns CSIGnRYI setup time (vs. CSIGnSC) tSRYIGn CSIGnCTL1.CSIGnSIT=x CSIGnCTL1.CSIGnHSE=1 2 · tKCYGn+25 - - ns CSIGnRYI High level width tWRYIGn CSIGnCTL1.CSIGnHSE=1 tKCYGn- 5.0 - - ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
