전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PD70F3559 데이터시트(PDF) 72 Page - Renesas Technology Corp

부품명 PD70F3559
상세설명  32-bit Single-Chip Microcontroller
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

PD70F3559 데이터시트(HTML) 72 Page - Renesas Technology Corp

Back Button PD70F3559 Datasheet HTML 68Page - Renesas Technology Corp PD70F3559 Datasheet HTML 69Page - Renesas Technology Corp PD70F3559 Datasheet HTML 70Page - Renesas Technology Corp PD70F3559 Datasheet HTML 71Page - Renesas Technology Corp PD70F3559 Datasheet HTML 72Page - Renesas Technology Corp PD70F3559 Datasheet HTML 73Page - Renesas Technology Corp PD70F3559 Datasheet HTML 74Page - Renesas Technology Corp PD70F3559 Datasheet HTML 75Page - Renesas Technology Corp PD70F3559 Datasheet HTML 76Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 85 page
background image
72
R01DS0142ED0100
Data Sheet
Chapter 7
Peripherals specification
7.17.7
Equivalent circuit
Caution
These specifications are not tested in outgoing inspection. Therefore RIN and
CIN values are not guaranteed and are reference values only.
Additionally these values are specified as maximum values.
7.17.8
ADTRG timing
Notes
1.
n: Number of macro instances. Refer to the User Manual for the detailed
specification.
2.
m: Number of channels. Refer to the User Manual for the detailed
specification.
R
IN
C
IN
ADCAnIm
(n=0, m=0-23)
(n=1, m=0-23)
R
IN
C
IN
ADCAnIm
(n=0, m=0-23)
(n=1, m=0-23)
Terminals
Condition
RIN[kΩ]
CIN[pF]
ADCA0I0-ADCA0I5
When S&H is used
0.7
3.6
When S&H is not
used
ADA0BPC=0
1.6
12.6
ADA0BPC=1
1.5
7.1
ADCA0I6-ADCA0I23
ADA0BPC=0
1.2
11.9
ADA0BPC=1
1.1
7.1
ADCA1I0-ADCA1I23
ADA0BPC=0
1.2
11.9
ADA0BPC=1
1.1
7.1
Parameter
Symbol
Condition
Ratings
Unit
Min
Typ
Max
ADCAnTRGm input High level width
tWADH
with digital noise filter
a
a)
2, 3, 4 or 5 x Tsamp + 20 (Tsamp shows sampling period specified in noise filter).
More than 1 PCLK width of ADC macro must be kept regarding DNF pass through pulse width.
--
ns
without digital noise filter
b
b)
1 × tSYNC+20 ( tSYNC: 1 PCLK of ADC macro)
--
ns
ADCAnTRGm input Low level width
tWADL
with digital noise filter
a
--
ns
without digital noise filter
b
--
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com