| 전자부품 데이터시트 검색엔진 |
|
IP1827 데이터시트(PDF) 34 Page - International Rectifier |
|
|
|||||||||||||||||||||||||||||
IP1827 데이터시트(HTML) 34 Page - International Rectifier |
|
34 / 39 page ![]() iP1827 Highly Integrated 25A Single‐input Voltage, Synchronous Buck Regulator March 5, 2012 | V1.4 34 97599 AGnd PGnd GND Vin Vout SW Vin PGND LGND VOUT Vin PGND Figure 35b: IRDC1827 demoboard layout considerations – Bottom Layer GND AGND PGND Figure 35c: IRDC1827 demoboard layout considerations – Mid Layer 1 SW GND PGND Figure 35e: IRDC1827 demoboard layout considerations – Mid Layer 3 SW GND Vin VOUT Figure 35d: IRDC1827 demoboard layout considerations – Mid Layer 2 SW GND PGND Figure 35f: IRDC1827 demoboard layout considerations – Mid Layer 4 Remote sense traces, tapped at a low impedance node, such as across a capacitor, shielded by PGND layer are routed very close to each other and away from SW node All bypass caps (Marked in Cyan) should be placed as close as possible to their connecting pins |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |