전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

30F4013 데이터시트(PDF) 88 Page - Microchip Technology

부품명 30F4013
상세설명  High-Performance,16-bit Digital Signal Controllers
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

30F4013 데이터시트(HTML) 88 Page - Microchip Technology

Back Button 30F4013 Datasheet HTML 84Page - Microchip Technology 30F4013 Datasheet HTML 85Page - Microchip Technology 30F4013 Datasheet HTML 86Page - Microchip Technology 30F4013 Datasheet HTML 87Page - Microchip Technology 30F4013 Datasheet HTML 88Page - Microchip Technology 30F4013 Datasheet HTML 89Page - Microchip Technology 30F4013 Datasheet HTML 90Page - Microchip Technology 30F4013 Datasheet HTML 91Page - Microchip Technology 30F4013 Datasheet HTML 92Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 228 page
background image
dsPIC30F3014/4013
DS70138G-page 88
 2010 Microchip Technology Inc.
13.5
Output Compare Operation During
CPU Sleep Mode
When the CPU enters Sleep mode, all internal clocks
are stopped. Therefore, when the CPU enters the
Sleep state, the output compare channel drives the pin
to the active state that was observed prior to entering
the CPU Sleep state.
For example, if the pin was high when the CPU entered
the Sleep state, the pin remains high. Likewise, if the
pin was low when the CPU entered the Sleep state, the
pin remains low. In either case, the output compare
module resumes operation when the device wakes up.
13.6
Output Compare Operation During
CPU Idle Mode
When the CPU enters the Idle mode, the output
compare module can operate with full functionality.
The output compare channel operates during the CPU
Idle mode if the OCSIDL bit (OCxCON<13>) is at logic
‘0’ and the selected time base (Timer2 or Timer3) is
enabled and the TSIDL bit of the selected timer is set
to logic ‘0’.
13.7
Output Compare Interrupts
The output compare channels have the ability to gener-
ate an interrupt on a compare match for whichever
Match mode has been selected.
For all modes, except the PWM mode, when a com-
pare event occurs, the respective interrupt flag (OCxIF)
is asserted and an interrupt is generated, if enabled.
The OCxIF bit is located in the corresponding IFSx reg-
ister and must be cleared in software. The interrupt is
enabled via the respective compare interrupt enable
(OCxIE) bit located in the corresponding IEC register.
For the PWM mode, when an event occurs, the respec-
tive Timer Interrupt Flag (T2IF or T3IF) is asserted and
an interrupt is generated, if enabled. The TxIF bit is
located in the IFS0 register and must be cleared in soft-
ware. The interrupt is enabled via the respective timer
interrupt enable bit (T2IE or T3IE) located in the IEC0
register. The output compare interrupt flag is never set
during the PWM mode of operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com