전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

1.5-VLVCMOS 데이터시트(PDF) 18 Page - Altera Corporation

부품명 1.5-VLVCMOS
상세설명  This chapterdescribes the electric characteristics, switching characteristics,and I/O timing for Cyclone III devices. A glossary is also included for your reference
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALTERA [Altera Corporation]
홈페이지  http://www.altera.com
Logo ALTERA - Altera Corporation

1.5-VLVCMOS 데이터시트(HTML) 18 Page - Altera Corporation

Back Button 1.5-VLVCMOS Datasheet HTML 14Page - Altera Corporation 1.5-VLVCMOS Datasheet HTML 15Page - Altera Corporation 1.5-VLVCMOS Datasheet HTML 16Page - Altera Corporation 1.5-VLVCMOS Datasheet HTML 17Page - Altera Corporation 1.5-VLVCMOS Datasheet HTML 18Page - Altera Corporation 1.5-VLVCMOS Datasheet HTML 19Page - Altera Corporation 1.5-VLVCMOS Datasheet HTML 20Page - Altera Corporation 1.5-VLVCMOS Datasheet HTML 21Page - Altera Corporation 1.5-VLVCMOS Datasheet HTML 22Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 34 page
background image
1–18
Chapter 1: Cyclone III Device Datasheet
Switching Characteristics
Cyclone III Device Handbook
July 2012
Altera Corporation
Volume 2
High-Speed I/O Specifications
Table 1–26 through Table 1–31 list the high-speed I/O timing for Cyclone III devices.
For definitions of high-speed timing specifications, refer to “Glossary” on page 1–27.
Table 1–26. Cyclone III Devices RSDS Transmitter Timing Specifications
(1), (2)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fHSCLK
(input clock
frequency)
×10
5
—
180
5
—
155.5
5
—
155.5
MHz
×8
5
—
180
5
—
155.5
5
—
155.5
MHz
×7
5
—
180
5
—
155.5
5
—
155.5
MHz
×4
5
—
180
5
—
155.5
5
—
155.5
MHz
×2
5
—
180
5
—
155.5
5
—
155.5
MHz
×1
5
—
360
5
—
311
5
—
311
MHz
Device operation in
Mbps
×10
100
—
360
100
—
311
100
—
311
Mbps
×8
80
—
360
80
—
311
80
—
311
Mbps
×7
70
—
360
70
—
311
70
—
311
Mbps
×4
40
—
360
40
—
311
40
—
311
Mbps
×2
20
—
360
20
—
311
20
—
311
Mbps
×1
10
—
360
10
—
311
10
—
311
Mbps
tDUTY
—
45
—
55
45
—
55
45
—
55
%
TCCS
—
—
—
200
—
—
200
—
—
200
ps
Output jitter
(peak to peak)
—
—
—
500
—
—
500
—
—
550
ps
tRISE
20 – 80%, CLOAD =
5pF
—
500
—
—
500
—
—
500
—
ps
tFALL
20 – 80%, CLOAD =
5pF
—
500
—
—
500
—
—
500
—
ps
tLOCK (3)
——
—
1
—
—
1
—
—
1
ms
Notes to Table 1–26:
(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.
(2) True RSDS transmitter is only supported at output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated RSDS transmitter is supported at the output
pin of all I/O banks.
(3) tLOCK is the time required for the PLL to lock from the end of device configuration.
Table 1–27. Cyclone III Devices Emulated RSDS_E_1R Transmitter Timing Specifications (1) (Part 1 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fHSCLK (input
clock
frequency)
×10
5
—
85
5
—
85
5
—
85
MHz
×8
5
—
85
5
—
85
5
—
85
MHz
×7
5
—
85
5
—
85
5
—
85
MHz
×4
5
—
85
5
—
85
5
—
85
MHz
×2
5
—
85
5
—
85
5
—
85
MHz
×1
5
—
170
5
—
170
5
—
170
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com