AGLP030 datasheet(11/134 Pages) MICROSEMI

11 / 134 page

IGLOO PLUS Low Power Flash FPGAs

Revision 16

1-5

VersaTiles

The IGLOO PLUS core consists of VersaTiles, which have been enhanced beyond the ProASICPLUS®

core tiles. The IGLOO PLUS VersaTile supports the following:

•

All 3-input logic functions—LUT-3 equivalent

•

Latch with clear or set

•

D-flip-flop with clear or set

•

Enable D-flip-flop with clear or set

Refer to Figure 1-3 for VersaTile configurations.

User Nonvolatile FlashROM

IGLOO PLUS devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM

can be used in diverse system applications:

•

Internet protocol addressing (wireless or fixed)

•

System calibration settings

•

Device serialization and/or inventory control

•

Subscription-based business models (for example, set-top boxes)

•

Secure key storage for secure communications algorithms

•

Asset management/tracking

•

Date stamping

•

Version management

The FlashROM is written using the standard IGLOO PLUS IEEE 1532 JTAG programming interface. The

core can be individually programmed (erased and written), and on-chip AES decryption can be used

selectively to securely load data over public networks (except in AGLP030 devices), as in security keys

stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read

back either through the JTAG programming interface or via direct FPGA core addressing. Note that the

FlashROM can only be programmed from the JTAG interface and cannot be programmed from the

internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte

basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks

and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the

FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM

address define the byte.

The IGLOO PLUS development software solutions, Libero® System-on-Chip (SoC) and Designer, have

extensive support for the FlashROM. One such feature is auto-generation of sequential programming

files for applications requiring a unique serial number in each part. Another feature allows the inclusion of

static data for system version control. Data for the FlashROM can be generated quickly and easily using

Libero SoC and Designer software tools. Comprehensive programming file support is also included to

allow for easy programming of large numbers of parts with differing FlashROM contents.

Figure 1-3 • VersaTile Configurations

LUT-3

Data

CLK

Enable

CLR

D-FF

Data

CLK

CLR

D-FF

LUT-3 Equivalent

D-Flip-Flop with Clear or Set

Enable D-Flip-Flop with Clear or Set

AGLP030 데이터시트(PDF) 11 Page - Microsemi Corporation

AGLP030 데이터시트(HTML) 11 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL