전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM186 데이터시트(PDF) 78 Page - Advanced Micro Devices

부품명 AM186
상세설명  High-Performance, 80C186- and 80C188-Compatible, 16-Bit Embedded Microcontrollers with RAM
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM186 데이터시트(HTML) 78 Page - Advanced Micro Devices

Back Button AM186 Datasheet HTML 74Page - Advanced Micro Devices AM186 Datasheet HTML 75Page - Advanced Micro Devices AM186 Datasheet HTML 76Page - Advanced Micro Devices AM186 Datasheet HTML 77Page - Advanced Micro Devices AM186 Datasheet HTML 78Page - Advanced Micro Devices AM186 Datasheet HTML 79Page - Advanced Micro Devices AM186 Datasheet HTML 80Page - Advanced Micro Devices AM186 Datasheet HTML 81Page - Advanced Micro Devices AM186 Datasheet HTML 82Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 112 page
background image
78
Am186TMER and Am188TMER Microcontrollers Data Sheet
DRAF
T
Switching Characteristics over Commercial and Industrial Operating Ranges
PSRAM Read Cycle (25 MHz and 33 MHz)
Notes:
All timing parameters are measured at VCC/2 with 50 pF loading on CLKOUTA, unless otherwise noted. All
output test conditions are with CL=50 pF. For switching tests, VIL=0.3 V and VIH =VCC–0.3 V.
a
Testing is performed with equal loading on referenced pins.
b
If either spec 2 or spec 59 is met with respect to data hold time, the part will function correctly.
Preliminary
Parameter
25 MHz
33 MHz
No.
Symbol
Description
Min
Max
Min
Max
Unit
General Timing Requirements
1
tDVCL
Data in Setup
10
8
ns
2
tCLDX
Data in Hold(b)
3
3
ns
General Timing Responses
5
tCLAV
AD Address Valid Delay
0
20
0
15
ns
7
tCLDV
Data Valid Delay
0
20
0
15
ns
8
tCHDX
Status Hold Time
0
0
ns
9
tCHLH
ALE Active Delay
20
15
ns
10
tLHLL
ALE Width
tCLCL–10=30
tCLCL–10=20
ns
11
tCHLL
ALE Inactive Delay
20
15
ns
23
tLHAV
ALE High to Address Valid
15
10
ns
80
tCLCLX
LCS Inactive Delay
0
20
0
15
ns
81
tCLCSL
LCS Active Delay
0
20
0
15
ns
84
tLRLL
LCS Precharge Pulse Width
tCLCL + tCLCH –3
tCLCL + tCLCH –3
ns
Read Cycle Timing Responses
24
tAZRL
AD Address Float to RD Active
0
0
ns
25
tCLRL
RD Active Delay
0
20
0
15
ns
26
tRLRH
RD Pulse Width
2tCLCL–15=65
2tCLCL–15=45
ns
27
tCLRH
RD Inactive Delay
0
20
0
15
ns
28
tRHLH
RD Inactive to ALE High(a)
tCLCH–3
tCLCH–3
ns
59
tRHDX
RD High to Data Hold on AD Bus(b)
0
0
ns
66
tAVRL
A Address Valid to RD Low
2tCLCL–15=65
2tCLCL–15=45
ns
68
tCHAV
CLKOUTA High to A Address Valid
0
20
0
15
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com