 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AM186 데이터시트(PDF) 110 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM186 데이터시트(HTML) 110 Page - Advanced Micro Devices |
|
|
110 / 112 page  Index-4 Am186™CC Communications Controller Data Sheet PLL, 44 power consumption calculation, 62 power savings, 59 power-save mode clock waveforms, 95 power-save operation, 48 PQFP connection diagram and pinouts Am186ER, 22 Am188ER, 25 PQFP physical dimensions, 105 PQFP pin assignments Am186ER sorted by pin name, 24 sorted by pin number, 23 Am188ER sorted by pin name, 27 sorted by pin number, 26 programmable I/O (PIO) pins, 57 programming interrupt control unit, 53 ready and wait-state, 49 pseudo static RAM support, 44 PSRAM support, 44 PSRAM read cycle (25 and 33 MHz), 78 PSRAM read cycle (40 and 50 MHz), 79 PSRAM read cycle waveforms, 80 PSRAM refresh cycle (25 and 33 MHz), 84 PSRAM refresh cycle (40 and 50 MHz), 85 PSRAM refresh cycle waveforms, 86 PSRAM write cycle waveforms, 83 PSRAM write cycle (25 and 33 MHz), 81 PSRAM write cycle (40 and 50 MHz), 82 R RAM interaction with external, 52 RD, 35 read cycle waveforms, 72 ready and peripheral timing (25 and 33 MHz), 96 ready and peripheral timing (40 and 50 MHz), 96 ready and wait-state programming, 49 refresh control unit, 53 related documents, 13 RES, 35 reset initialization and processor, 48 reset and bus hold (25 and 33 MHz), 99 reset and bus hold (40 and 50 MHz), 99 reset configuration register, 48 reset waveforms, 100 related signals, 100 revision history, 10 RFSH2/ADEN, 35 RXD/PIO28, 35 S S0/SREN, 37 S1/IMDIS, 37 S2, 35 S6/CLKSEL1/PIO29, 37 SCLK/PIO20, 37 SDATA/PIO21, 37 SDEN0/PIO22, 37 SDEN1/PIO23, 37 serial ports DMA transfers, 55 software halt cycle (25 and 33 MHz), 90 software halt cycle (40 and 50 MHz), 90 software halt cycle waveforms, 91 source clock external, 45 SRDY/PIO6, 38 SSI, 102 multiple read, 58 multiple write, 58 waveforms, 103 support, 13 switching characteristics clock (25 MHz), 92 clock (33 MHz), 93 clock (40 and 50 MHz), 94 commercial, 67 industrial, 67 internal RAM show read cycle (25 and 33 MHz), 76 interrupt acknowledge cycle (25 and 33 MHz), 87 interrupt acknowledge cycle (40 and 50 MHz), 88 PSRAM read cycle (25 and 33 MHz), 78 PSRAM read cycle (40 and 50 MHz), 79 PSRAM refresh cycle (25 and 33 MHz), 84 PSRAM refresh cycle (40 and 50 MHz), 85 PSRAM write cycle (25 and 33 MHz), 81 PSRAM write cycle (40 and 50 MHz), 82 read cycle (25 and 33 MHz), 70 read cycle (40 and 50 MHz), 71 ready and peripheral timing (25 and 33 MHz), 96 ready and peripheral timing (40 and 50 MHz), 96 reset and bus hold (25 and 33 MHz), 99 reset and bus hold (40 and 50 MHz), 99 software halt cycle (25 and 33 MHz), 90 software halt cycle (40 and 50 MHz), 90 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
