 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AM79C960KC 데이터시트(PDF) 93 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C960KC 데이터시트(HTML) 93 Page - Advanced Micro Devices |
|
|
93 / 127 page  P R E L I M I N A R Y AMD 1-435 Am79C960 SWITCHING CHARACTERISTICS: BUS MASTER MODE (continued) Parameter Symbol Parameter Description Test Conditions Min Max Unit Master Mode Address PROM Read tMA1 ↓ IOR to ↓ APCS 125 260 ns tMA2 APCS Active 140 155 ns tMA3 PRDB Setup to ↑ APCS 20 ns tMA4 PRDB Hold After ↑ APCS 0ns tMA5 ↑ APCS to ↑ IOCHRDY 45 65 ns tMA6 SD Valid From ↑ IOCHRDY 0 10 ns Master Mode Boot PROM Read tMB1 REF, SBHE,SA0–19 Setup to ↓ SMEMR 10 ns tMB2 REF, SBHE,SA0–19 Hold ↑ SMEMR 5ns tMB3 ↓ IOCHRDY Delay From ↓ SMEMR 035 ns tMB4 SMEMR Inactive 55 ns tMB5 ↓ SMEMR to ↓ BPCS 125 260 ns tMB6 BPCS Active 140 155 ns tMB7 ↑ BPCS to ↑ IOCHRDY 45 65 ns tMB8 PRDB Setup to ↑ BPCS 20 ns tMB9 PRDB Hold After ↑ BPCS 0ns tMB10 SD Valid From ↑ IOCHRDY 0 10 ns tMB11 SD Hold After ↑ SMEMR 020 ns Notes: 1. EXTIME is 100 ns when ISACSR2, bit 4, is cleared (default). EXTIME is 0 ns when ISACSR2, bit 4, is set. 2. MSRDA and MSWDA are parameters which are defined in registers ISACSR0 and ISACSR1, respectively. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
