전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AM79C970A 데이터시트(PDF) 36 Page - Advanced Micro Devices

부품명 AM79C970A
상세설명  PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
PDF  219 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C970A 데이터시트(HTML) 36 Page - Advanced Micro Devices

Back Button AM79C970A Datasheet HTML 32Page - Advanced Micro Devices AM79C970A Datasheet HTML 33Page - Advanced Micro Devices AM79C970A Datasheet HTML 34Page - Advanced Micro Devices AM79C970A Datasheet HTML 35Page - Advanced Micro Devices AM79C970A Datasheet HTML 36Page - Advanced Micro Devices AM79C970A Datasheet HTML 37Page - Advanced Micro Devices AM79C970A Datasheet HTML 38Page - Advanced Micro Devices AM79C970A Datasheet HTML 39Page - Advanced Micro Devices AM79C970A Datasheet HTML 40Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 219 page
background image
AMD
P R E L I M I N A R Y
36
Am79C970A
read operation by setting the PREAD bit (BCR19, bit
14). While the EEPROM read is on-going, the
PCnet-PCI II controller will disconnect any slave access
where it is the target by asserting
STOP together with
DEVSEL, while driving TRDY high. STOP will stay as-
serted until the host removes
FRAME.
Note that I/O and memory slave accesses will only be
disconnected if they are enabled by setting the IOEN or
MEMEN bit in the PCI Command register. Without the
enable bit set, the cycles will not be claimed at all. Since
H_RESET clears the IOEN and MEMEN bits, for the
automatic EEPROM read after H_RESET the discon-
nect only applies to configuration cycles.
A second situation where the PCnet-PCI II controller will
generate a PCI disconnect/retry cycle is when the host
tries to access any of the I/O resources right after having
read the Reset register. Since the access generates an
internal reset pulse of about 1
µs in length, all further
slave accesses will be deferred until the internal reset
operation is completed.
19436A-9
FRAME
CLK
AD
IRDY
TRDY
C/
BE
DEVSEL
STOP
1
2345
CMD
PAR
PAR
PAR
BE
DATA
ADDR
Figure 6. Disconnect Of Slave Cycle When Busy



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com