W25Q80BWSVIP datasheet(44/74 Pages) WINBOND

44 / 74 page

W25Q80BW

- 44 -

7.2.26

Chip Erase (C7h / 60h)

The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write

Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status

instruction code “C7h” or “60h”. The Chip Erase instruction sequence is shown in figure 24.

The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase

instruction will not be executed. After /CS is driven high, the self-timed Chip Erase instruction will

commence for a time duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress,

the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The

BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to

accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL) bit

in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any page is

protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory

Protection table).

/CS

CLK

(IO

Mode 0

Mode 3

Instruction (C7h/60h)

High Impedance

Mode 0

Mode 3

Figure 24. Chip Erase Instruction Sequence Diagram

W25Q80BWSVIP 데이터시트(PDF) 44 Page - Winbond