STM32F107RC datasheet(56/103 Pages) STMICROELECTRONICS

56 / 103 page

Electrical characteristics

STM32F105xx, STM32F107xx

56/104

Doc ID 15274 Rev 6

All I/Os are CMOS and TTL compliant (no software configuration required). Their

characteristics cover more than the strict CMOS-technology or TTL parameters. The

coverage of these requirements is shown in Figure 18 and Figure 19 for standard I/Os, and

in Figure 20 and Figure 21 for 5 V tolerant I/Os.

Figure 18.

Standard I/O input characteristics - CMOS port

Vhys

Standard IO Schmitt

trigger voltage

hysteresis(2)

200

IO FT Schmitt trigger

voltage hysteresis(2)

5% VDD

(3)

Ilkg

Input leakage current (4)

VSS ≤ VIN ≤ VDD

Standard I/Os

±1

µA

VIN= 5 V, I/O FT

RPU

Weak pull-

equivalent

resistor(5)

All pins

except for

PA10

VIN = VSS

PA10

RPD

Weak pull-

down

equivalent

resistor(5)

All pins

except for

PA10

VIN = VDD

PA10

CIO

I/O pin capacitance

FT = Five-volt tolerant. In order to sustain a voltage higher than VDD+0.3 the internal pull-up/pull-down resistors must be

disabled.

Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

With a minimum of 100 mV.

Leakage could be higher than max. if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This

MOS/NMOS contribution to the series resistance is minimum (~10% order)

Table 36.

I/O static characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

STM32F107RC 데이터시트(PDF) 56 Page - STMicroelectronics

STM32F107RC 데이터시트(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL