전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

STM32F107RC 데이터시트(PDF) 97 Page - STMicroelectronics

부품명 STM32F107RC
상세설명  Connectivity line, ARM-based 32-bit MCU
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F107RC 데이터시트(HTML) 97 Page - STMicroelectronics

Back Button STM32F107RC Datasheet HTML 93Page - STMicroelectronics STM32F107RC Datasheet HTML 94Page - STMicroelectronics STM32F107RC Datasheet HTML 95Page - STMicroelectronics STM32F107RC Datasheet HTML 96Page - STMicroelectronics STM32F107RC Datasheet HTML 97Page - STMicroelectronics STM32F107RC Datasheet HTML 98Page - STMicroelectronics STM32F107RC Datasheet HTML 99Page - STMicroelectronics STM32F107RC Datasheet HTML 100Page - STMicroelectronics STM32F107RC Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 103 page
background image
STM32F105xx, STM32F107xx
Application block diagrams
Doc ID 15274 Rev 6
97/104
Table 64 give the IDD run mode values that correspond to the conditions specified in
Table 63.
Table 63.
PLL configurations
Application
Crystal
value in
MHz
(XT1)
PREDIV2 PLL2MUL
PLLSRC
PREDIV1
PLLMUL
USB
prescaler
(PLLVCO
output)
PLL3MUL
I2Sn
clock
input
MCO (main
clock
output)
Ethernet only
25
/5
PLL2ON
x8
PLL2
/5
PLLON x9
NA
PLL3ON
x10
NA
XT1 (MII)
PLL3 (RMII)
Ethernet + OTG
25
/5
PLL2ON
x8
PLL2
/5
PLLON x9
/3
PLL3ON
x10
NA
XT1 (MII)
PLL3 (RMII)
Ethernet + OTG
+ basic audio
25
/5
PLL2ON
x8
PLL2
/5
PLLON x9
/3
PLL3ON
x10
PLL
XT1 (MII)
PLL3 (RMII)
Ethernet + OTG
+ Audio class
I2S(1)
14.7456
/4
PLL2ON
x12
PLL2
/4
PLLON
x6.5
/3
PLL3ON
x20
PLL3
VCO
Out
NA
ETH PHY
must use its
own crystal
OTG only
8
NA
PLL2OFF
XT1
/1
PLLON x9
/3
PLL3OFF
NA
NA
OTG + basic
audio
8
NA
PLL2OFF
XT1
/1
PLLON x9
/3
PLL3OFF
PLL
NA
OTG + Audio
class I2S(1)
14.7456
/4
PLL2ON
x12
PLL2
/4
PLLON
x6.5
/3
PLL3ON
x20
PLL3
VCO
Out
NA
Audio class I2S
only(1)
14.7456
/4
PLL2ON
x12
PLL2
/4
PLLON
x6.5
NA
PLL3ON
x20
PLL3
VCO
out
NA
1.
SYSCLK is set to be at 72 MHz except in this case where SYSCLK is at 71.88 MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com