| 전자부품 데이터시트 검색엔진 |
|
IO96PDB2V1 데이터시트(PDF) 105 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
IO96PDB2V1 데이터시트(HTML) 105 Page - Microsemi Corporation |
|
105 / 242 page ![]() ProASIC3L Low Power Flash FPGAs Revision 13 2-89 Timing Characteristics Table 2-148 • 2.5 V GTL+ – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V VREF = 1.0 V Applicable to Pro I/O Banks Speed Grade tDOUT tDP tDIN tPY tEOUT tZL tZH tLZ tHZ tZLS tZHS Units Std. 0.59 1.99 0.04 2.05 0.38 2.02 1.89 4.03 3.90 ns –1 0.50 1.69 0.03 1.75 0.33 1.72 1.61 3.43 3.32 ns Note: For specific junction temperature and voltage supply levels, refer to Table 2-16 on page 2-12 for derating values. Table 2-149 • 2.5 V GTL+ – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V VREF = 1.0 V Applicable to Pro I/O Banks Speed Grade tDOUT tDP tDIN tPY tEOUT tZL tZH tLZ tHZ tZLS tZHS Units Std. 0.77 1.99 0.05 2.05 0.50 2.02 1.89 4.03 3.90 ns –1 0.66 1.69 0.04 1.75 0.43 1.72 1.61 3.43 3.32 ns Note: For specific junction temperature and voltage supply levels, refer to Table 2-16 on page 2-12 for derating values. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |