전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

EP2C8 데이터시트(PDF) 49 Page - Altera Corporation

부품명 EP2C8
상세설명  Section I. Cyclone II Device Family Data Sheet
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALTERA [Altera Corporation]
홈페이지  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2C8 데이터시트(HTML) 49 Page - Altera Corporation

Back Button EP2C8 Datasheet HTML 45Page - Altera Corporation EP2C8 Datasheet HTML 46Page - Altera Corporation EP2C8 Datasheet HTML 47Page - Altera Corporation EP2C8 Datasheet HTML 48Page - Altera Corporation EP2C8 Datasheet HTML 49Page - Altera Corporation EP2C8 Datasheet HTML 50Page - Altera Corporation EP2C8 Datasheet HTML 51Page - Altera Corporation EP2C8 Datasheet HTML 52Page - Altera Corporation EP2C8 Datasheet HTML 53Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 168 page
background image
Altera Corporation
2–37
February 2007
Cyclone II Device Handbook, Volume 1
Cyclone II Architecture
There are five dynamic control input signals that feed the embedded
multiplier:
signa, signb, clk, clkena, and aclr. signa and signb
can be registered to match the data signal input path. The same
clk,
clkena, and aclr signals feed all registers within a single embedded
multiplier.
f
For more information on Cyclone II embedded multipliers, see the
Embedded Multipliers in Cyclone II Devices chapter.
I/O Structure &
Features
IOEs support many features, including:
■
Differential and single-ended I/O standards
■
3.3-V, 64- and 32-bit, 66- and 33-MHz PCI compliance
■
Joint Test Action Group (JTAG) boundary-scan test (BST) support
■
Output drive strength control
■
Weak pull-up resistors during configuration
■
Tri-state buffers
■
Bus-hold circuitry
■
Programmable pull-up resistors in user mode
■
Programmable input and output delays
■
Open-drain outputs
■
DQ and DQS I/O pins
■
VREF pins
Cyclone II device IOEs contain a bidirectional I/O buffer and three
registers for complete embedded bidirectional single data rate transfer.
Figure 2–20 shows the Cyclone II IOE structure. The IOE contains one
input register, one output register, and one output enable register. You can
use the input registers for fast setup times and output registers for fast
clock-to-output times. Additionally, you can use the output enable (OE)
register for fast clock-to-output enable timing. The Quartus II software
automatically duplicates a single OE register that controls multiple
output or bidirectional pins. You can use IOEs as input, output, or
bidirectional pins.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com