| 전자부품 데이터시트 검색엔진 |
|
V6212615-01XE-R 데이터시트(PDF) 20 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
V6212615-01XE-R 데이터시트(HTML) 20 Page - Texas Instruments |
|
20 / 92 page ![]() T2.2.4 T2.2.1 32 clocks T2.2.2 T2.2.3 Input Output V CC X1 clock Hardware RESET_N MDC Latch-in of hardware configuration pins Dual function pins become enabled as outputs DP83848-EP SLLSEC6D – SEPTEMBER 2012 – REVISED JUNE 2013 www.ti.com 3.5.2 Reset Timing Figure 3-3. Reset Timing xxx PARAMETER DESCRIPTION NOTES(1) MIN TYP MAX UNIT T2.2.1 Post RESET Stabilization time prior to MDIO is pulled high for 32-bit serial 3 µs MDC preamble for register accesses management initialization T2.2.2 Hardware Configuration Latchin Time Hardware Configuration Pins are described 3 µs from the Deassertion of RESET (either in the Pin Description section soft or hard) T2.2.3 Hardware Configuration pins transition 50 ns to output drivers T2.2.4 RESET pulse width X1 Clock must be stable for at min. of 1µs 1 µs during RESET pulse low time (1) It is important to choose pull-up and/or pull-down resistors for each of the hardware configuration pins that provide fast RC time constants in order to latch-in the proper value prior to the pin transitioning to an output driver. 20 ELECTRICAL SPECIFICATIONS Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: DP83848-EP |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |