L4995J datasheet(6/35 Pages) STMICROELECTRONICS

6 / 35 page

Block diagrams and pins descriptions

L4995

6/35

Doc ID 13103 Rev 14

Figure 3.

Block diagram of L4995R

Table 2.

Pins descriptions

name

PowerSSO-12

pin #

PowerSSO-24

pin #

Function

13, 14, 15

Enable input (L4995 and L4996A only, otherwise not

connected).

If high regulator, watchdog and reset are operating. If

low regulator, watchdog and reset are shutdown.

Connect to Vs if not used.

2, 4, 8

3, 5, 6, 9, 11

Not connected.

GND

16, 17, 18

Ground reference.

TAB

TAB, 1, 12

Substrate of the chip: connect the pins or the TAB to

GND.

Res

19, 20, 21

Reset output.

It is pulled down when output voltage goes below Vo_th

or frequency at Wi is too low. Leave floating if not used.

Vcr

22, 23, 24

Reset timing adjust.

A capacitor between Vcr pin and GND. Sets the reset

delay time (trd). Leave floating if Reset is not used.

Vcw

Watchdog timer adjust (L4995 only, otherwise not

connected).

A capacitor between Vcw pin and GND. Sets the time

response of the watchdog monitor.

L4995J 데이터시트(PDF) 6 Page - STMicroelectronics

L4995J 데이터시트(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

데이터시트 다운로드

링크 URL