| 전자부품 데이터시트 검색엔진 |
|
CS4218 데이터시트(PDF) 43 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4218 데이터시트(HTML) 43 Page - Cirrus Logic |
|
43 / 44 page ![]() Appendix C: Setting CLKIN/SCLK Ratio for Desired Sample Rate In Slave sub-modes, the CS4218 detects the ratio between the CLKIN and SCLK rates and sets the internal sample rate accordingly. The following formula can be used to determine the ratio of CLKIN to SCLK for any desired sample rate for both Serial Modes 3 and 4, Slave sub-modes. CLKIN SCLK = (256 × Fsmax) (BPF × Fs) where: CLKIN = Master clock input In SM3 Multiplier Slave sub-mode, CLKIN is replaced by 16* CLKIN. SCLK = Serial port bit clock. Fsmax = Maximum system sample rate. Fs = Desired sample rate. BPF = The number of bits per frame (256, 128, 64 or 32) Example 1: SM3-S, Fsmax = 48 kHz, Fs = 8 kHz, BPF = 64 CLKIN SCLK = (256 × 48000) (64 × 8000) = 12.288 MHz 512 kHz = 24 Example 2: SM4-S, Fsmax = 8 kHz, Fs = 8 kHz, BPF = 32 CLKIN SCLK = (256 × 8000) (32 × 8000) = 2.048 MHz 256 kHz = 8 CS4218 DS135F1 43 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |