| 전자부품 데이터시트 검색엔진 |
|
CS5180 데이터시트(PDF) 11 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS5180 데이터시트(HTML) 11 Page - Cirrus Logic |
|
11 / 28 page ![]() CS5180 11 Alternatively, the CS5180 can be configured to use an external voltage reference. Figure 4 illustrates the CS5180 connected to use a 2.5 V external ref- erence. In this case, the peak-to-peak input at the AIN pinsis4 V. Analog Input The analog signal to the converter is input into the AIN+ and AIN- pins. The input signal is fully dif- ferential with the maximum peak-to-peak ampli- tude of VREFIN X 1.6 V. The signal needs to have a common mode voltage in a range from 1 V to VREF + 0.25 V. A resistor-capacitor filter should be included on the AIN+ and AIN- inputs of the converter. This should consist of a 20 Ω resistor and a 2200 pF capacitor on each input to ground as illustrated in the system connection diagram (Fig- ure ). Output Coding Table 1 illustrates the output coding for the con- verter when operating with the digital filter (MODE = 1). The converter outputs its data from the serial port in twos complement format, MSB first. The chip offers an MFLAG signal to indicate when the modulator has gone unstable. MFLAG is set when an overrange signal forces the modulator into an unstable condition. Under this condition, output codes from the converter will be locked to either plus or minus full scale as is appropriate for the overrange condition. Modulator-Only mode The CS5180 can be operated in modulator-only mode by connecting the MODE pin to a logic 0 (DGND). In modulator-only mode the noise-shaped bit- stream from the fifth-order delta-sigma modulator is output from the SDO and SDO (inverse bit- stream) pins. 10 µF 0.1 µF + VREFIN VREF+ VREF- VREFOUT VREFCAP X1.6 X1 Modulator Reference CS5180 10 µF 0.1 µF + 1µF 0.1 µF + 10 µF 0.1 µF + 2.5 V 10 µF 0.1 µF + VS Figure 4. CS5180 connection diagram for using an external voltage reference. Fully Differential Bipolar Input Voltage1 Twos Complement >(VFS - 1.5 LSB) 7FFF VFS -1.5 LSB 7FFF 7FFE -0.5 LSB 0000 FFFF -VFS +0.5 LSB 8001 8000 <(-VFS + 0.5 LSB) 8000 Notes: 1. VFS =VREFIN x 1.6 Table 1. Output Coding. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |