전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS5180 데이터시트(PDF) 14 Page - Cirrus Logic

부품명 CS5180
상세설명  Modulator & 8 kHz to 400 kHz 16-Bit ADC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5180 데이터시트(HTML) 14 Page - Cirrus Logic

Back Button CS5180 Datasheet HTML 10Page - Cirrus Logic CS5180 Datasheet HTML 11Page - Cirrus Logic CS5180 Datasheet HTML 12Page - Cirrus Logic CS5180 Datasheet HTML 13Page - Cirrus Logic CS5180 Datasheet HTML 14Page - Cirrus Logic CS5180 Datasheet HTML 15Page - Cirrus Logic CS5180 Datasheet HTML 16Page - Cirrus Logic CS5180 Datasheet HTML 17Page - Cirrus Logic CS5180 Datasheet HTML 18Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 28 page
background image
CS5180
14
supply pins should be bypassed to the nearest
ground pin on the chip. The bypass capacitors
should be located as close to the chip as possible. If
the chip is surface mounted the bypass capacitors
should be on the same side of the circuit card as the
chip.
The CS5180 is a high speed component that re-
quires adherence to standard high-frequency print-
ed circuit board layout techniques to maintain
optimum performance. These include the use of
ground and power planes, using low noise power
supplies in conjunction with proper supply decou-
pling, minimizing circuit trace lengths, and physi-
cal separation of digital and analog components
and circuit traces.
It is preferred that any clock oscillator circuitry be
located on a ground plane separate from the digital
plane in order to ensure that digital noise does not
induce clock jitter.
For additional insight, see the CDB5180 evaluation
board for more details. Also refer to Application
Note AN18 about layout and design rules for data
converters.
AGND1
+5 V
+
+
+
~
3.8 V
Fully
Differential
CMV = 2.375 V
pp
+5 V or
+3.0 V
VA1+
VA2+
AGND2
AGND3
VREFOUT
VREFIN
VREF-
VREF+
VREFCAP
AIN+
AIN-
DGND1
VD1+
VD2+
DGND2
PWDN
MODE
RESET
SYNC
MFLAG
MCLK
MCLK
FSO
SCLK
SDO
SCLK
SDO
Control
Logic
Clock
Source
Data
Interface
CS5180
1
28
8
7
18
4
5
3
2
6
26
27
22
21
12
11
25
24
23
10
9
20
19
17
14
13
16
15
0.1 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
10 µF
10 µF
1µF
2200 pF
2200 pF
20
Ω
20
Ω
The 3.8 Vpp fully differential input span is set by the converter’s internal voltage reference at 2.375 V.
An input span of 4.0 Vpp fully differential would result if an external voltage reference of 2.5 V is used.
† Miniature surface mount 25.6 MHz clock oscillators may be ordered from the CTS Reeves Company.
For 4.5 V to 5.5 Volt Operation, order P/N 974-7725-0000A
For 3.0 to 3.6 Volt Operation, order P/N 974-7727-0000A
Figure 11. CS5180 System Connection Diagram
†



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com