| 전자부품 데이터시트 검색엔진 |
|
MPC7457 데이터시트(PDF) 12 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC7457 데이터시트(HTML) 12 Page - Freescale Semiconductor, Inc |
|
12 / 71 page ![]() MPC7457 RISC Microprocessor Hardware Specifications, Rev. 8 Electrical and Thermal Characteristics Freescale Semiconductor 12 Figure 2 shows the undershoot and overshoot voltage on the MPC7457. Table 2. Absolute Maximum Ratings 1 Characteristic Symbol Maximum Value Unit Notes Core supply voltage VDD –0.3 to 1.60 V 2 PLL supply voltage AVDD –0.3 to 1.60 V 2 Processor bus supply voltage BVSEL = 0 OVDD –0.3 to 1.95 V 3, 4 BVSEL = HRESET or OVDD OVDD –0.3 to 2.7 V 3, 5 L3 bus supply voltage L3VSEL = ¬HRESET GVDD –0.3 to 1.65 V 3, 6 L3VSEL = 0 GVDD –0.3 to 1.95 V 3, 7 L3VSEL = HRESET or GVDD GVDD –0.3 to 2.7 V 3, 8 Input voltage Processor bus Vin –0.3 to OVDD + 0.3 V 9, 10 L3 bus Vin –0.3 to GVDD + 0.3 V 9, 10 JTAG signals Vin –0.3 to OVDD + 0.3 V Storage temperature range Tstg –55 to 150 °C Notes: 1. Functional and tested operating conditions are given in Table 4. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device. 2. Caution: V DD/AVDD must not exceed OVDD/GVDD by more than 1.0 V during normal operation; this limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences. 3. Caution: OV DD/GVDD must not exceed VDD/AVDD by more than 2.0 V during normal operation; this limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences. 4. BVSEL must be set to 0, such that the bus is in 1.8-V mode. 5. BVSEL must be set to HRESET or 1, such that the bus is in 2.5-V mode. 6. L3VSEL must be set to ¬HRESET (inverse of HRESET), such that the bus is in 1.5-V mode. 7. L3VSEL must be set to 0, such that the bus is in 1.8-V mode. 8. L3VSEL must be set to HRESET or 1, such that the bus is in 2.5-V mode. 9. Caution: Vin must not exceed OVDD or GVDD by more than 0.3 V at any time including during power-on reset. 10.Vin may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |