전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT91SAM 데이터시트(PDF) 16 Page - ATMEL Corporation

부품명 AT91SAM
상세설명  High-performance 32-bit RISC Architecture
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT91SAM 데이터시트(HTML) 16 Page - ATMEL Corporation

Back Button AT91SAM_14 Datasheet HTML 12Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 13Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 14Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 15Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 16Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 17Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 18Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 19Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 20Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 50 page
background image
16
SAM7S Series [DATASHEET]
6175KS–ATARM–25-Oct-12
7.
Processor and Architecture
7.1
ARM7TDMI Processor
RISC processor based on ARMv4T Von Neumann architecture
Runs at up to 55 MHz, providing 0.9 MIPS/MHz
Two instruction sets
ARM® high-performance 32-bit instruction set
Thumb® high code density 16-bit instruction set
Three-stage pipeline architecture
Instruction Fetch (F)
Instruction Decode (D)
Execute (E)
7.2
Debug and Test Features
Integrated EmbeddedICE™ (embedded in-circuit emulator)
Two watchpoint units
Test access port accessible through a JTAG protocol
Debug communication channel
Debug Unit
Two-pin UART
Debug communication channel interrupt handling
Chip ID Register
IEEE1149.1 JTAG Boundary-scan on all digital pins
7.3
Memory Controller
Bus Arbiter
Handles requests from the ARM7TDMI and the Peripheral DMA Controller
Address decoder provides selection signals for
Three internal 1 Mbyte memory areas
One 256 Mbyte embedded peripheral area
Abort Status Registers
Source, Type and all parameters of the access leading to an abort are saved
Facilitates debug by detection of bad pointers
Misalignment Detector
Alignment checking of all data accesses
Abort generation in case of misalignment
Remap Command
Remaps the SRAM in place of the embedded non-volatile memory
Allows handling of dynamic exception vectors
Embedded Flash Controller
Embedded Flash interface, up to three programmable wait states
Prefetch buffer, buffering and anticipating the 16-bit requests, reducing the required wait states
Key-protected program, erase and lock/unlock sequencer
Single command for erasing, programming and locking operations
Interrupt generation in case of forbidden operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com