전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT91SAM 데이터시트(PDF) 30 Page - ATMEL Corporation

부품명 AT91SAM
상세설명  High-performance 32-bit RISC Architecture
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT91SAM 데이터시트(HTML) 30 Page - ATMEL Corporation

Back Button AT91SAM_14 Datasheet HTML 26Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 27Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 28Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 29Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 30Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 31Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 32Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 33Page - ATMEL Corporation AT91SAM_14 Datasheet HTML 34Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 50 page
background image
30
SAM7S Series [DATASHEET]
6175KS–ATARM–25-Oct-12
Figure 9-4. Power Management Controller Block Diagram
9.4
Advanced Interrupt Controller
Controls the interrupt lines (nIRQ and nFIQ) of an ARM Processor
Individually maskable and vectored interrupt sources
Source 0 is reserved for the Fast Interrupt Input (FIQ)
Source 1 is reserved for system peripherals RTT, PIT, EFC, PMC, DBGU, etc.)
Other sources control the peripheral interrupts or external interrupts
Programmable edge-triggered or level-sensitive internal sources
Programmable positive/negative edge-triggered or high/low level-sensitive external sources
8-level Priority Controller
Drives the normal interrupt of the processor
Handles priority of the interrupt sources
Higher priority interrupts can be served during service of lower priority interrupt
Vectoring
Optimizes interrupt service routine branch and execution
One 32-bit vector register per interrupt source
Interrupt vector register reads the corresponding current interrupt vector
Protect Mode
Easy debugging by preventing automatic operations
Fast Forcing
Permits redirecting any interrupt source on the fast interrupt
General Interrupt Mask
Provides processor synchronization on events without triggering an interrupt
9.5
Debug Unit
Comprises:
One two-pin UART
One Interface for the Debug Communication Channel (DCC) support
MCK
periph_clk[2..14]
int
UDPCK
usb_suspend
SLCK
MAINCK
PLLCK
Prescaler
/1,/2,/4,...,/64
PCK
Processor
Clock
Controller
Idle Mode
Master Clock Controller
Peripherals
Clock Controller
ON/OFF
USB Clock Controller
ON/OFF
SLCK
MAINCK
PLLCK
Prescaler
/1,/2,/4,...,/64
Programmable Clock Controller
PLLCK
Divider
/1,/2,/4
pck[0..2]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com