 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
HM17CM256 데이터시트(PDF) 101 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
HM17CM256 데이터시트(HTML) 101 Page - Hynix Semiconductor |
|
|
101 / 111 page  HM17CM256 - 101 - • SERIAL INTERFACE TIMING (VDD=2.7 ∼3.3V, Ta=-30∼+85°C) ITEM SYMBOL CONDITION MIN. MAX. UNIT PORT Serial clock cycle SCL ”H” pulse width SCL ”L” pulse width tCYCS tSHW tSLW TBD TBD TBD ns ns ns SCL Address setup timing Address hold timing tASS tAHS TBD TBD ns ns RS Data setup timing Data hold timing tDSS tDHS TBD TBD ns ns SDA CS – SCL timing CS hold timing tCSS tCSH TBD TBD ns ns (VDD=2.4 ∼2.7V, Ta=-30∼+85°C) ITEM SYMBOL CONDITION MIN. MAX. UNIT PORT Serial clock cycle SCL ”H” pulse width SCL ”L” pulse width tCYCS tSHW tSLW TBD TBD TBD ns ns ns SCL Address setup timing Address hold timing tASS tAHS TBD TBD ns ns RS Data setup timing Data hold timing tDSS tDHS TBD TBD ns ns SDA CS – SCL timing CS hold timing tCSS tCSH TBD TBD ns ns notice) All timing reference is 20% and 80% of VDD and 80%. CS tCSS CS RS tCSH SDA tSLW tSHW tDSS tDHS tCYCS SCL tAHS tASS CS |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
