 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UPD17P236 데이터시트(PDF) 20 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD17P236 데이터시트(HTML) 20 Page - NEC |
|
|
20 / 32 page  µPD17P236 20 Data Sheet U14776EJ1V0DS00 AC Characteristics (TA = –40 to +85 °C, VDD = 2.2 to 3.6 V) Item Symbol Conditions MIN. TYP. MAX. Unit CPU clock cycle time Note tCY1 3.8 33 µs (instruction execution time) tCY2 VDD = 3.0 to 3.6 V 1.9 33 µs INT high/low level width tINTH, tINTL 20 µs RESET low level lwidth tRSL 10 µs Note The CPU clock cycle time (instruction execution time) is determined by the oscillation frequency of the resonator connected and SYSCK (RF: address 02H) of the register file. The figure on the right shows the CPU clock cycle time tCY vs. supply voltage VDD characteristics. tCY vs VDD Supply voltage VDD (V) 2 1 3 4 5 6 7 8 9 10 33 40 2 01 3 4 3.8 1.9 2.2 3.6 Operation guaranteed area |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
