 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UPD61P24CS 데이터시트(PDF) 9 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD61P24CS 데이터시트(HTML) 9 Page - NEC |
|
|
9 / 36 page  µPD61P24 9 11. PIN FUNCTIONS 11.1 KI/O Pin (P0) This is the 8-bit I/O pin for key-scan output. When the control register (P1) is set for the input port, the port can be used as an 8-bit input pin. When the port is set for the input mode, all of these pins are pulled down to the VSS level inside the LSI. At reset (all cleared), the value of I/O mode and output latch becomes undefined. Figure 11-1. KI/O Pin Organization KI/O7 KI/O6 KI/O5 KI/O4 KI/O3 KI/O2 KI/O1 KI/O0 P0 P10 P00 (P ) Control register 1 11.2 KI/O Pull-Down Resistor Configuration V DD V SS CMOS N-ch Pin Pull-down resistor Input signal Output signal Input/output selection N-ch P-ch R When KI/O is set to the input mode, pull-down resistor R is turned on. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
