전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AN3114 데이터시트(PDF) 12 Page - STMicroelectronics

부품명 AN3114
상세설명  This application note describes techniques for connecting
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3114 데이터시트(HTML) 12 Page - STMicroelectronics

Back Button AN3114 Datasheet HTML 8Page - STMicroelectronics AN3114 Datasheet HTML 9Page - STMicroelectronics AN3114 Datasheet HTML 10Page - STMicroelectronics AN3114 Datasheet HTML 11Page - STMicroelectronics AN3114 Datasheet HTML 12Page - STMicroelectronics AN3114 Datasheet HTML 13Page - STMicroelectronics AN3114 Datasheet HTML 14Page - STMicroelectronics AN3114 Datasheet HTML 15Page - STMicroelectronics AN3114 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 43 page
background image
LCD controller drive signals
AN3114
12/43
Doc ID 16829 Rev 3
2.3
Quadruplex LCD drive
In a quadruplex LCD drive, four backplanes are used. Each LCD pin is connected to four
LCD segments, which other side is connected to one, two or four backplanes. Consequently,
only (S/4)+4 MCU pins are necessary to drive an LCD with S LCD segments (pixels). For
example, to drive an LCD with 112 LCD segments (28 ×4), only 32 I/O ports are required
(28 I/O ports to drive the segment lines and 4 I/O ports to drive the backplanes).
Four different voltage levels have to be generated on the common lines: 0, VDD/3, 2VDD/3
and VDD. The Segment line voltage levels are also 0, VDD/3, 2VDD/3 and VDD. The LCD
segment is inactive if the RMS voltage applied is below the LCD threshold voltage Vth, and
is active if the LCD RMS voltage is above the threshold. Figure 7. shows typical backplane,
Segment lines and LCD waveforms. The intermediate voltage VDD/3 and 2VDD/3 are
required for backplane voltages. When a backplane or COM is active (0 V during an odd
frame and VDD during an even frame), the others are made inactive by applying to them
2VDD/3 during an odd frame and VDD/3 during an even frame.
Figure 6.
Basic LCD segment lines connection in quadruplex mode
S11
S1
COM1
ai14762
S2
S3
COM2
S14
COM3
COM4
S12
S13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com