RM0319 datasheet(327/368 Pages) STMICROELECTRONICS

327 / 368 page

RM0319

Power, reset and clock control

Doc ID 022640 Rev 3

327/368

mode when the XTALSW input is set to logic ‘1’, to indicate that the clock switching is

complete.

30.2.3

Switch from XTAL transition state (SW from XTAL)

The “Switch from XTAL” transition state is entered when moving from SLOW to DOZE mode.

It is used to initiate the switching of the system clock source from the crystal oscillator to the

low speed oscillator. The system moves into the DOZE mode when the XTALSW input is set

to PLL control transition state (PLL CTL)

The “PLL control” transition state is used to initialize the PLL. While in this state, both the

system clocks and the system controller clock are driven by the output of the crystal

oscillator.

The system moves then into the “Switch to PLL” transition state when the PLL timeout

defined in the PLL control register (SCPLLCTRL register) expires (when the PLLTIMEEN

input is invalid) and if the PLLON input is set to logic1.

30.2.4

Switch to PLL transition state (SW to PLL)

The “Switch to PLL” transition state is used to initiate the switching of the system clock

source from the crystal oscillator to the PLL output.

The system moves then into the NORMAL mode when the PLLSW input is set to logic ‘1’ to

indicate that the clock switching is complete.

30.2.5

Switch from PLL transition state (SW from PLL)

The “Switch from PLL” transition state is entered when moving from NORMAL to SLOW

mode. It is used to initiate the switching of the clock sources from the PLL to the crystal

oscillator output.

The system moves then into the SLOW mode when the PLLSW input is set to logic ‘0’ to

indicate that the clock switching is complete.

RM0319 데이터시트(PDF) 327 Page - STMicroelectronics