| 전자부품 데이터시트 검색엔진 |
|
AN4635 데이터시트(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN4635 데이터시트(HTML) 12 Page - STMicroelectronics |
|
12 / 34 page ![]() Other considerations AN4635 12/34 DocID027290 Rev 1 Additionally, in blocking mode, which requires the least CPU processing resources, it is possible to take advantage of the low power run mode. This mode essentially bypasses the main voltage regulator and powers the core with power consumption approximately another 25% lower than the range 3 of the main power regulator can achieve (Section 6.2). But waking from Stop or Sleep mode brings the main regulator back on and considering the current low clock speed (MSI range 1 at most) the core must immediately dedicate all processing power to data reception. In practical terms the LPRUN is great for transmission phase, but when waiting for data reception it is usually better to take advantage of the Stop mode instead of keeping the CPU in LPRUN. It is however possible to put the main voltage regulator temporarily to range 3 (it must be in range 2 when switch to LPRUN is done). Changing configuration of main regulator is quicker than switching the regulator and less likely to cause dropped bytes in incoming message. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |