| 전자부품 데이터시트 검색엔진 |
|
UCD3138128 데이터시트(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
UCD3138128 데이터시트(HTML) 13 Page - Texas Instruments |
|
13 / 80 page ![]() UCD3138128, UCD3138A64 www.ti.com SLUSBZ8A – JUNE 2014 – REVISED SEPTEMBER 2014 Timing Requirements (continued) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT t(HIGH) Clock high period(3) 35 ms Cumulative clock low slave extend t(LOW:SEXT) 25 ms time(4) 20 + 0.1 tf Clock/data fall time Rise time tr = (VILmax – 0.15) to (VIHmin + 0.15) 300 ns Cb(5) 20 + 0.1 tr Clock/data rise time Fall time tf = 0.9 VDD to (VILmax – 0.15) 300 ns Cb(5) Cb Total capacitance of one bus line 400 pF (3) t(HIGH), Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction that is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0] = 0). (4) t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop. (5) Cb (pF) Figure 1. IC/SMBUS/PMBUS Timing Diagram2 Figure 2. Bus Timing In Extended Mode Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback 13 Product Folder Links: UCD3138128 UCD3138A64 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |