전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AR0134CSSC00SUEAH-GEVB 데이터시트(PDF) 32 Page - ON Semiconductor

부품명 AR0134CSSC00SUEAH-GEVB
상세설명  Inch 1.2 Mp CMOS Digital Image Sensor with Global Shutter
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0134CSSC00SUEAH-GEVB 데이터시트(HTML) 32 Page - ON Semiconductor

Back Button AR0134CSSC00SUEAH-GEVB Datasheet HTML 28Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 29Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 30Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 31Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 32Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 33Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 34Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 35Page - ON Semiconductor AR0134CSSC00SUEAH-GEVB Datasheet HTML 36Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 41 page
background image
AR0134_DS Rev. G Pub. 6/15 EN
32
©Semiconductor Components Industries, LLC,2015.
AR0134: 1/3-Inch 1.2 Mp CMOS Digital Image Sensor
Power-On Reset and Standby Timing
Power-On Reset and Standby Timing
Power-Up Sequence
The recommended power-up sequence for the AR0134 is shown in Figure 19. The avail-
able power supplies (VDD_IO, VDD, VDD_SLVS, VDD_PLL, VAA, VAA_PIX) must have the
separation specified below.
1. Turn on VDD_PLL power supply.
2. After 0–10s, turn on VAA and VAA_PIX power supply.
3. After 0–10s, turn on VDD_IO power supply.
4. After the last power supply is stable, enable EXTCLK.
5. If RESET_BAR is in a LOW state, hold RESET_BAR LOW for at least 1ms.
If RESET_BAR is in a HIGH state, assert RESET_BAR for at least 1ms.
6. Wait 160000 EXTCLKs (for internal initialization into software standby).
7. Configure PLL, output, and image settings to desired values.
8. Wait 1ms for the PLL to lock.
9. Set streaming mode (R0x301a[2] = 1).
Figure 19:
Power Up
Notes:
1. Xtal settling time is component-dependent, usually taking about 10 – 100 ms.
2. Hard reset time is the minimum time required after power rails are settled. In a circuit where hard
reset is held down by RC circuit, then the RC time must include the all power rail settle time and
Xtal settle time.
Table 18:
Power-Up Sequence
Definition
Symbol
Minimum
Typical
Maximum
Unit
VDD_PLL to VAA/VAA_PIX
t0
0
10
–
s
VAA/VAA_PIX to VDD_IO
t1
0
10
–
s
VDD_IO to VDD
t2
0
10
–
s
VDD to VDD_SLVS
t3
0
10
–
s
Xtal settle time
tx
–
301
–ms
Hard Reset
t4
12
––
ms
Internal Initialization
t5
160000
–
–
EXTCLKs
PLL Lock Time
t6
1
–
–
ms
VDD_PLL (2.8)
VAA_PIX
VAA (2.8)
VDD_IO (1.8/2.8)
VDD (1.8)
VDD_SLVS (0.4)
EXTCLK
RESET_BAR
t0
t1
t2
t3
tx
t4
t5
t6
Hard Reset
Internal
Initialization
Software
Standby
PLL Lock
Streaming



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com