전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Z86C9620VSC 데이터시트(PDF) 17 Page - Zilog, Inc.

부품명 Z86C9620VSC
상세설명  CMOS Z8 MICROCONTROLLER
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZILOG [Zilog, Inc.]
홈페이지  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z86C9620VSC 데이터시트(HTML) 17 Page - Zilog, Inc.

Back Button Z86C9620VSC Datasheet HTML 13Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 14Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 15Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 16Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 17Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 18Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 19Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 20Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 21Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 46 page
background image
17
Z86C61/62/96
Z8® MICROCONTROLLER
Port 3 can be configured under software control to provide
the following control functions: handshake for Ports 0 and
2 (/DAV and RDY); four external interrupt request signals
(IRQ3-IRQ0); timer input and output signals (T
IN and TOUT),
and Data Memory Select (/DM).
D7
D6
D5
D4
D3
D2
D1
D0
Start Bit
Eight Data Bits
Transmitted Data (No Parity)
Two Stop Bits
SP SP
ST
D7
D6
D5
D4
D3
D2
D1
D0
Start Bit
Eight Data Bits
Received Data (No Parity)
One Stop Bit
SP
ST
P
D6D5D4D3D2D1D0
Start Bit
Seven Data Bits
Transmitted Data (With Parity)
Odd Parity
Two Stop Bits
SP SP
ST
P
D6D5D4D3D2D1D0
Start Bit
Seven Data Bits
Received Data (With Parity)
Parity Error Flag
One Stop Bit
ST
SP
Figure 14. Serial Data Formats
Table 7. Port 3 Pin Assignments
Pin
I/O
CTC1
Int.
P0 HS
P1 HS
P2 HS
UART
Ext
P30
IN
IRQ3
Serial In
P31
IN
T
IN
IRQ2
D/R
P32
IN
IRQ0
D/R
P33
IN
IRQ1
D/R
P34
OUT
R/D
DM
P35
OUT
R/D
P36
OUT
T
OUT
R/D
P37
OUT
Serial Out
T0
IRQ4
T1
IRQ5
Notes:
HS = Handshake Signals
D = Data Available
R = Ready
UART OPERATION
Port 3 lines P30 and P37, can be programmed as serial
I/O lines for full-duplex serial asynchronous receiver/
transmitter operation. The bit rate is controlled by the
Counter/Timer0.
The Z86C61/62/96 automatically adds a start bit and two
stop bits to transmitted data (Figure 14). Odd parity is also
available as an option. Eight data bits are always transmit-
ted, regardless of parity selection. If parity is enabled, the
eighth bit is the odd parity bit. An interrupt request (IRQ4)
is generated on all transmitted characters.
Received data must have a start bit, eight data bits and at
least one stop bit. If parity is on, bit 7 of the received data
is replaced by a parity error flag. Received characters
generate the IRQ3 interrupt request.
Note: UART function is only available in stardard timing
mode (i.e., P01M D5 = 0).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com