전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Z86C9620VSC 데이터시트(PDF) 31 Page - Zilog, Inc.

부품명 Z86C9620VSC
상세설명  CMOS Z8 MICROCONTROLLER
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZILOG [Zilog, Inc.]
홈페이지  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z86C9620VSC 데이터시트(HTML) 31 Page - Zilog, Inc.

Back Button Z86C9620VSC Datasheet HTML 27Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 28Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 29Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 30Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 31Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 32Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 33Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 34Page - Zilog, Inc. Z86C9620VSC Datasheet HTML 35Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 46 page
background image
31
Z86C61/62/96
Z8® MICROCONTROLLER
AC CHARACTERISTICS
External I/O or Memory Read and Write Timing
Z86C61/62/96 (20 MHz)
T
A = 0°CTA = –40°C
to +70
°C
to +105
°C
20 MHz
20 MHz
No
Symbol
Parameter
Min
Max
Min
Max
Units
Notes
1
TdA(AS)
Address Valid to /AS rise Delay
15
25
ns
[2,3]
2
TdAS(A)
/AS rise to Address Float Delay
25
35
ns
[2,3]
3
TdAS(DR)
/AS rise to Read Data Req’d Valid
120
120
ns
[1,2,3]
4
TwAS
/AS Low Width
30
30
ns
[2,3]
5
TdAZ(DS)
Address Float to /DS fall
0
0
ns
6
TwDSR
/DS (Read) Low Width
105
105
ns
[1,2,3]
7
TwDSW
/DS (Write) Low Width
65
65
ns
[1,2,3]
8
TdDSR(DR)
/DS fall to Read Data Req’d Valid
55
55
ns
[1,2,3]
9
ThDR(DS)
Read Data to /DS rise Hold Time
0
0
ns
[2,3]
10
TdDS(A)
/DS rise to Address Active Delay
40
40
ns
[2,3]
11
TdDS(AS)
/DS rise to /AS fall Delay
25
25
ns
[2,3]
12
TdR/W(AS)
R//W Valid to /AS rise Delay
20
20
ns
[2,3]
13
TdDS(R/W)
/DS rise to R//W Not Valid
25
25
ns
[2,3]
14
TdDW(DSW)
Write Data Valid to /DS fall (Write) Delay
20
20
ns
[2,3]
15
TdDS(DW)
/DS rise to Write Data Not Valid Delay
25
25
ns
[2,3]
16
TdA(DR)
Address Valid to Read Data Req’d Valid
150
150
ns
[1,2,3]
17
TdAS(DS)
/AS rise to /DS fall Delay
35
35
ns
[2,3]
18
TdDM(AS)
/DM Valid to /AS rise Delay
15
15
ns
[2,3]
Notes:
[1] When using extended memory timing add 2 TpC.
[2] Timing numbers given are for minimum TpC.
[3] See clock cycle dependent characteristics table.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com