전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DLPC910 데이터시트(PDF) 32 Page - Texas Instruments

Click here to check the latest version.
부품명 DLPC910
상세설명  Digital Controller for the DLP9000XFLS Digital Micromirror Device
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

DLPC910 데이터시트(HTML) 32 Page - Texas Instruments

Back Button DLPC910 Datasheet HTML 28Page - Texas Instruments DLPC910 Datasheet HTML 29Page - Texas Instruments DLPC910 Datasheet HTML 30Page - Texas Instruments DLPC910 Datasheet HTML 31Page - Texas Instruments DLPC910 Datasheet HTML 32Page - Texas Instruments DLPC910 Datasheet HTML 33Page - Texas Instruments DLPC910 Datasheet HTML 34Page - Texas Instruments DLPC910 Datasheet HTML 35Page - Texas Instruments DLPC910 Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 50 page
background image
DLPC910
DLPS064A – SEPTEMBER 2015 – REVISED OCTOBER 2015
www.ti.com
7.5.1.2 MAIN_STATUS Register
The MAIN_STATUS register is used for reading the status of the DLPC910. The register can be polled during
operation to obtain the current state of the DLPC910.
Table 9. MAIN_STATUS Register
ADDRESS
BITS
DESCRIPTION
RESET
TYPE
DMD initialization in progress flag
0
0 - No DMD initialization activity
0x0
R
1 - DMD initialization in progress
DMD initialization in progress flag 1
1
0 - No DMD stage 1 initialization activity
0x0
R
1 - DMD stage 1 initialization activity in progress
DMD initialization in progress flag 2
2
0 - No DMD stage 2 initialization activity
0x0
R
1 - DMD stage 2 initialization activity in progress
DMD supports AB channels
3
0 - Operation of DMD AB buses not enabled
0x0
R
1 - Operation of DMD AB buses enabled
DMD supports CD channels
4
0 - Operation of DMD CD buses not enabled
0x0
R
1 - Operation of DMD CD buses enabled
Input interface calibration in progress
5
0 - Input interface calibration inactive
0x0
R
1 - Input interface calibration in progress
0x000C
DVALID alignment on interface A ok
6
0 - DVALID alignment invalid on channel A
0x0
R
1 - DVALID alignment correct on channel A
DVALID alignment on interface B ok
7
0 - DVALID alignment invalid on channel B
0x0
R
1 - DVALID alignment correct on channel B
DVALID alignment on interface C ok
8
0 - DVALID alignment invalid on channel C
0x0
R
1 - DVALID alignment correct on channel C
DVALID alignment on interface D ok
9
0 - DVALID alignment invalid on channel D
0x0
R
1 - DVALID alignment correct on channel D
System PLL locked flag
10
0 - PLL not locked
0x0
R
1 - PLL locked
Reference PLL locked flag
11
0 - PLL not locked
0x0
R
1 - PLL locked
31:12:00
UNUSED
0x0
R
32
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: DLPC910



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com