전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DLPC910 데이터시트(PDF) 37 Page - Texas Instruments

Click here to check the latest version.
부품명 DLPC910
상세설명  Digital Controller for the DLP9000XFLS Digital Micromirror Device
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

DLPC910 데이터시트(HTML) 37 Page - Texas Instruments

Back Button DLPC910 Datasheet HTML 33Page - Texas Instruments DLPC910 Datasheet HTML 34Page - Texas Instruments DLPC910 Datasheet HTML 35Page - Texas Instruments DLPC910 Datasheet HTML 36Page - Texas Instruments DLPC910 Datasheet HTML 37Page - Texas Instruments DLPC910 Datasheet HTML 38Page - Texas Instruments DLPC910 Datasheet HTML 39Page - Texas Instruments DLPC910 Datasheet HTML 40Page - Texas Instruments DLPC910 Datasheet HTML 41Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 50 page
background image
DLPC910
www.ti.com
DLPS064A – SEPTEMBER 2015 – REVISED OCTOBER 2015
Typical Application (continued)
8.2.1.1 Design Requirements
The DLPC910 interface is made up of several buses and controls signals as shown in the following list. The
LVDS input buses provides the means of loading data to the DLPC910 and the LVDS output buses provide the
data to DMD. Each input and output LVDS bus has an associated clock which clocks the data into the DLPC910
or into the DLP9000X. Row and Block control signals define the type of mirror clock pulse to use after all the
data is loaded into the DLP9000X.
•
LVDS differential inputs
–
DDC_DCLK 4 buses
–
DVALID 4 buses
–
DDC_DIN 4 buses
•
LVDS differential outputs. Refer to LVDS Output Bus Skew for recommendations on trace lengths.
–
DDC_DOUT 4 buses
–
DDC_DCLKOUT 4 buses
–
DDC_SCTRL 4 buses
•
Control output signals
–
DMD RESET
–
DMD SCP
•
Row and Block control input signals
–
ROWMD
–
ROWAD
–
BLKMD
–
BLKAD
–
RST2BLKZ
•
Control input signals
–
COMP_DATA
–
NS_FLIP
–
WDT_ENBLZ
–
PWR_FLOAT
–
LOAD4_ENZ
•
Status output signals
–
RST_ACTIVE
–
INIT_ACTIVE
–
ECP2_FINISHED
–
DMD_IRQ
•
Controller reset
–
CTRL_RSTZ
•
DLPR910 interface
–
PGM(4:0)
–
JTAG(3:0)
8.2.1.2 Detailed Design Procedure
After power is applied to the DLPC910, the APPS FPGA should monitor the ECP2_FINISHED signal to
determine when the DLPC910 has completed loading the configuration from the DLPR910. The APPS FPGA
next monitors the INIT_ACTIVE signal to determine when the DLPC910 has completed its internal initialization
routines and has configured the DMD for normal operation. An alternate method is to request the initialization
status using the I2C interface. Information regarding initialization, versions, and IDs can be requested through
this interface.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
37
Product Folder Links: DLPC910



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com