전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TDA8029HL/C2 데이터시트(PDF) 33 Page - NXP Semiconductors

부품명 TDA8029HL/C2
상세설명  Low power single card reader
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8029HL/C2 데이터시트(HTML) 33 Page - NXP Semiconductors

Back Button TDA8029HL/C2 Datasheet HTML 29Page - NXP Semiconductors TDA8029HL/C2 Datasheet HTML 30Page - NXP Semiconductors TDA8029HL/C2 Datasheet HTML 31Page - NXP Semiconductors TDA8029HL/C2 Datasheet HTML 32Page - NXP Semiconductors TDA8029HL/C2 Datasheet HTML 33Page - NXP Semiconductors TDA8029HL/C2 Datasheet HTML 34Page - NXP Semiconductors TDA8029HL/C2 Datasheet HTML 35Page - NXP Semiconductors TDA8029HL/C2 Datasheet HTML 36Page - NXP Semiconductors TDA8029HL/C2 Datasheet HTML 37Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 58 page
background image
2003 Oct 30
33
Philips Semiconductors
Product specification
Low power single card reader
TDA8029
8.10.2.3
Mixed Status Register (MSR)
This register relates the status of the card presence contact PR1, the BGT counter, the FIFO empty indication, the
transmit/receive ready indicator TBE/RBF and the completion of clock switching to or from 1/2fint.
No bit within register MSR act upon INT0_N.
Table 48 Mixed status register, address Ch, read
Table 49 Description of register bits
BIT
7
6
543210
Symbol
CLKSW
FE
BGT
−−
PR1
−
TBE/RBF
Reset value
−
10
−−−
00
BIT
SYMBOL
DESCRIPTION
7
CLKSW
Clock Switch. CLKSW is set when the TDA8029 has performed a required clock switch
from 1/nfXTAL to 1/2fint and is reset when the TDA8029 has performed a required clock
switch from 1/2fint to 1/nfXTAL. The application shall wait this bit before entering
power-down mode or restarting sending commands after leaving power-down (only
needed when the clock is not stopped during power-down). This bit is also reset by RIU
and at power-on. When the microcontroller wants to transmit a character to the card, it
writes the data in direct convention to this register.
6FE
FIFO Empty. FE is set when the reception FIFO is empty. It is reset when at least one
character has been loaded in the FIFO.
5
BGT
Block Guard Time.
In T = 1 protocol, the bit BGT is linked with a 22 ETU counter, which is started at every
start-bit on pin I/O. If the count is finished before the next start-bit, BGT is set. This helps
checking that the card has not answered before 22 ETU after the last transmitted
character, or that the reader is not transmitting a character before 22 ETU after the last
received character.
In T = 0 protocol, the bit BGT is linked to a 16 ETU counter, which is started at every
start-bit on I/O. If the count is finished before the next start-bit, then the bit BGT is set.
This helps checking that the reader is not transmitting too early after the last received
character.
4 and 3
−
Not used.
2
PR1
Presence 1. PR1 = 1 when the card is present.
1
−
Not used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com