DP83266 datasheet(67/152 Pages) NSC

67 / 152 page

70 Control Information (Continued)

Counter Increment Mask Register (CIMR)

The Counter Increment Mask Register (CIMR) is used to mask bits from the Counter Increment Latch Register (CILR) If a bit in

Register CIMR is set to One the corresponding bit in Register CILR will be applied to the Interrupt Condition Register which can

then be used to generate an interrupt to the CPU

All bits in this register are set to Zero upon reset

Access Rules

Address

Read

Write

019h

Always

RES

TKRCVD

FRTRX

FRNCOP

FRCOP

FRLST

FREI

FRRCV

Bit

Symbol

Description

RES

Reserved

TKRCVD

Token Received Counter Increment Mask

This bit is used to mask CILRTKRCVD

FRTRX

Frame Transmitted Counter Increment Mask

This bit is used to mask CILRFRTRX

FRNCOP

Frame Not Copied Counter Increment Mask

This bit is used to mask CILRFRNCOP

FRCOP

Frame Copied Counter Increment Mask

This bit is used to mask CILRFRCOP

FRLST

Lost Frame Counter Increment Mask

This bit is used to mask CILRFRLST

FREI

Error Isolated Counter Increment Mask

This bit is used to mask CILRFREI

FRRCV

Frame Received Counter Increment Mask

This bit is used to mask CILRFRRCV

DP83266 데이터시트(PDF) 67 Page - National Semiconductor (TI)

DP83266 데이터시트(HTML) 67 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL