| 전자부품 데이터시트 검색엔진 |
|
DP83266 데이터시트(PDF) 68 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83266 데이터시트(HTML) 68 Page - National Semiconductor (TI) |
|
68 / 152 page ![]() 70 Control Information (Continued) Counter Overflow Latch Register (COLR) The Counter Overflow Latch Register (COLR) records carry events from the 20th bit of the SMT Counters in the Ring Engine Each bit in the COLR corresponds to an individual counter Each bit may be masked via the Counter Overflow Mask Register (COMR) Access Rules Address Read Write 01Ch Always Conditional Register Bits D7 D6 D5 D4 D3 D2 D1 D0 RES TKRCVD FRTRX FRNCOP FRCOP FRLST FREI FRRCV Bit Symbol Description D7 RES Reserved D6 TKRCVD Token Received Is set to One when the Token Received Counter (TKCT) overflows D5 FRTRX Frame Transmitted Is set to One when the Frame Transmitted Counter (FTCT) overflows D4 FRNCOP Frame Not Copied Is set to One when the Frame Not Copied Counter (FNCT) overflows D3 FRCOP Frame Copied Is set to One when the Frame Copied Counter (FCCT) overflows D2 FRLST Frame Lost Isolated Is set to One when the Lost Frame Counter (LFCT) overflows D1 FREI Frame Error Isolated Is set to One when the Error Isolated Counter (EICT) overflows D0 FRRCV Frame Received Is set to One when the Frame Received Counter (FRCT) overflows 68 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |