COP8CCR9IMT7SLASHNOPB datasheet(73/111 Pages) TI1

73 / 111 page

COP8CBR9, COP8CCR9, COP8CDR9

www.ti.com

SNOS535I – OCTOBER 2000 – REVISED MARCH 2013

The A/D Converter takes 15 A/D clock cycles to complete a conversion. Thus the minimum A/D

conversion time is 12.0 µs when a prescaler of 16 has been selected with MCLK = 20 MHz. The 15 A/D

clock cycles needed for conversion consist of 3 cycles for sampling, 1 cycle for auto-zeroing the

comparator, 10 cycles for converting, 1 cycle for loading the result into the result registers, for stopping

and for re-initializing. The ADBSY flag provides an A/D clock inhibit function, which saves power by

powering down the A/D when it is not in use.

NOTE

The A/D Converter is also powered down when the device is in either the HALT or IDLE

modes. If the A/D is running when the device enters the HALT or IDLE modes, the A/D

powers down and then restarts the conversion from the beginning with a corrupted sampled

voltage (and thus an invalid result) when the device comes out of the HALT or IDLE modes.

5.14.3 ANALOG INPUT AND SOURCE RESISTANCE CONSIDERATIONS

Figure 5-22 shows the A/D pin model in single ended mode. The differential mode has a similar A/D pin

model. The leads to the analog inputs should be kept as short as possible. Both noise and digital clock

coupling to an A/D input can cause conversion errors. The clock lead should be kept away from the

analog input line to reduce coupling.

Source impedances greater than 3 k

Ω on the analog input lines will adversely affect the internal RC

charging time during input sampling. As shown in Figure 5-22, the analog switch to the DAC array is

closed only during the 3 A/D cycle sample time. Large source impedances on the analog inputs may result

in the DAC array not being charged to the correct voltage levels, causing scale errors.

If large source resistance is necessary, the recommended solution is to slow down the A/D clock speed in

proportion to the source resistance. The A/D Converter may be operated at the maximum speed for RS

less than 3 k

Ω. For RS greater than 3 kΩ, A/D clock speed needs to be reduced. For example, with RS = 6

Ω, the A/D Converter may be operated at half the maximum speed. A/D Converter clock speed may be

slowed down by either increasing the A/D prescaler divide-by or decreasing the CKI clock frequency. The

A/D minimum clock speed is 65.536 kHz.

*The analog switch is closed only during the sample time.

Figure 5-22. A/D Pin Model (Single Ended Mode)

5.15 Interrupts

5.15.1 INTRODUCTION

The device supports fourteen vectored interrupts. Interrupt sources include Timer 1, Timer 2, Timer 3,

Timer T0, Port L Wake-up, Software Trap, MICROWIRE/PLUS, USART and External Input.

All interrupts force a branch to location 00FF Hex in program memory. The VIS instruction may be used to

vector to the appropriate service routine from location 00FF Hex.

The Software trap has the highest priority while the default VIS has the lowest priority.

Each of the 13 maskable inputs has a fixed arbitration ranking and vector.

Functional Description

Submit Documentation Feedback

Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9

COP8CCR9IMT7/NOPB 데이터시트(PDF) 73 Page - Texas Instruments

COP8CCR9IMT7/NOPB 데이터시트(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL